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This thesis describes the development of a two phase actively clamped resonant DC link 
inverter (ACRLI) suitable for high performance servo drive applications.
The switching behaviour of power bipolar junction transistors (BJTs) in a zero voltage 
switching environment is investigated. A semiconductor physics representation of the 
power BJT is used to model the switching behaviour and to describe the charge 
movement and electric field as the transistor switches. Simulation and experimental 
results are included leading to a description of the physical behaviour of the power 
BJTs when used in soft switched circuits. Losses are analysed and found to be 
minimised when reverse base current is high enough for some current tail to be present. 
A new model for calculating losses is proposed which is more accurate than those used 
previously. Improvements to the base drive for soft switching are also discussed.
Two graphical analysis techniques for the resonant DC link inverter and the actively 
clamped resonant DC link inverter are presented. The state plane diagram provides 
insight into the behaviour of these inverters and allows a simple graphical method of 
derivation of circuit equations to be adopted. The transition mapping diagram was also 
used as an analysis tool and gives insight into the stability of these inverters. These 
techniques lead to a new approach to the control of the clamp voltage in the ACRLI. 
The new control method, which is implemented using a digital signal processor (DSP) 
provides control on a cycle by cycle basis, resulting in stable operation and start-up 
without an additional supply.
The actively clamped resonant DC link inverter is used in a high performance servo
drive. The motor is a two phase axial flux synchronous motor with very high
torque/inertia ratio. An optimal discrete modulation strategy for the two phase load is
m
derived and implemented on a DSP. A speed controller for the motor is added and 
experimental results for the drive are included.
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iLjf Resonant inductor current
vCR Resonant capacitor voltage
Cc Clamp capacitance
vcc Clamp capacitor voltage






\|f Voltage within the transistor
x  Position within the transistor
E Electric field strength
q Charge on an electron
es Dielectric constant for silicon
T Net doping concentration
p  Hole concentration
n Electron concentration
N d Donor doping concentration
N a Acceptor doping concentration
Jp Hole current density
Jn Electron current density
G Generation rate
R Recombination rate
Dp Hole diffusion constant
Dh Electron diffusion constant
\ip Hole mobility
\iH Electron mobility
M-nax Mobility parameter (see Table 2.2)
M'min Mobility parameter (see Table 2.2)
Nref Mobility parameter (see Table 2.2)
Ec Mobility parameter (see Table 2.2)
a  Mobility parameter (see Table 2.2)
P Mobility parameter (see Table 2.2)
k Boltzman’s constant
T Temperature (°K )
Intrinsic electron concentration 
xp Hole lifetime
xn Electron lifetime
Pq Hole concentration if the Fermi level were at the recombination level 
n0 Electron concentration if the Fermi level were at the recombination level
r Auger recombination coefficient
x0 Lifetime in the high resistivity collector material
C Dopant concentration coefficient
CNB Dopant concentration coefficient in the base
a Dopant concentration coefficient








Vb Base circuit supply voltage
ib Base current
Rb Base circuit resistance
Q Charge
Co Initial charge
zF Diode forward lifetime
z R Diode reverse lifetime
vceo Collector-emitter voltage rating with open circuit base
iM Inverter switch current when switching is initiated
i^  Inductor current when inverter switch is opened
ie Emitter current
Ip Peak switch current
tjr Fall time
Efi Energy lost during fall time
t ' Duration of period with constant rate of change of current in transistor turn-off 
characteristic
co* Natural frequency of LR and CR 
Est Energy lost during storage time
X Time constant for current tail 
iT Current level at which current tail begins
Ect Energy lost during current tail 
ZR Characteristic impedance of LR and CR
Q Quality factor
rH Radius of state plane locus - nth cycle 
iphase Phase current
coc Natural frequency when clamp capacitor is switched into circuit 
Zc Characteristic impedance of circuit when clamp capacitor is switched in
V  Peak voltage of nth cycle
Xlll
ilrh Resonant inductor current at the beginning of the nth cycle
VCCn Clamp capacitor voltage at the beginning of the nth cycle 
0,<|> Angles used in calculation of clap voltage difference equation 
tcon Time for which clamp switch is conducting 
k!, ¿2 Constants used in RDCLI transition mapping diagram 
vccref Clamp capacitor voltage reference 
g Gain on inductor current at instant of switching clamp 
Inductor current at the end of switching of Sj 
Inductor current at which switching of 5/ is initiated 
Storage time constant 
Vx  Bus voltage
h Current error limit
iA Phase a current
ig Phase b current
Error in phase a current between reference and feedback
iBerr Error in phase b current between reference and feedback





v^0 Initial estimate of base-emitter voltage 
vw Second estimate of base-emitter voltage 
v^2 Third estimate of base-emitter voltage 
Initial estimate of base current 
ibl Second estimate of base current
tsuP Time step
icprev Previous successful calculation of ic
V0N Diode conduction voltage drop
Initial estimate of base-collector voltage 
Second estimate of base-collector voltage 
Third estimate of base-collector voltage 
Initial estimate of collector current 
Second estimate of collector current
CHAPTER 1
INTRODUCTION
1.1 Overview of Variable Speed Drive Technology
The conventional inverter topology for use at power levels of up to lOOkW has been the 
hard switched voltage source inverter (VSI) with pulse width modulation (PWM) to 
shape the output current waveforms. The switching frequency of this inverter when 
power bipolar junction transistors (BJTs) are used as the switching device is limited to 
around 5kHz at moderate power levels due to the dependence of switching device losses 
on switching frequency. This limited switching frequency has some undesirable effects 
- switching of the inverter results in objectionable acoustic noise; the current waveform 
in the load is poor. The poor current waveform results in a high level of losses in the 
motor and the overall efficiency of the drive is low. This inverter also has high 
switching stresses which make it necessary for the switching devices to have either a 
large Safe Operating Area (SOA) or snubbers to limit the device stresses.
One approach to reducing device switching losses which has gained widespread 
acceptance is the addition of a snubber circuit to each switching device [1]. The snubber 
is used to shape the device switching locus, reducing the device switching stress, and 
removing a large portion of the power dissipation from the switching device into the 
snubber network. However, snubbers incorporate a large number of components 
resulting in a bulky design and in most cases do not improve the efficiency of the 
inverter - they merely relocate the losses.
Alternative methods of reducing switching losses have been investigated and reported in 
the literature. The addition of resonant sub-circuits to the main power circuit as a means 
of shaping the switching loci has attracted much attention in recent years and is 
commonly referred to as soft switching.
1.2 Soft Switched Topologies
1.2.1 Advantages of Soft Switching
In soft switched inverters the device switching loci are shaped so that the switches in 
the inverter bridge change state with either zero voltage across them or zero current 
through them. This results in very low switching losses. These inverters have the 
following advantages over hard switched inverters:
1. Switching losses may be reduced significantly and so soft switched inverters are 
capable of higher efficiency than hard switched inverters.
2. A higher switching frequency is possible, above the audible range, and improved 
output waveforms may be obtained.
3. No snubber circuit is needed (although the resonating sub-circuit may be thought 
of as a snubber in some instances).
4. Switching stresses in the power switching devices are greatly reduced.
1.2.2 Thyristor Commutation using Soft Switching
Early work in the field of soft switched power conversion was performed on DC-DC 
converters using thyristors as power switches. In order to commutate the thyristors a 
high frequency intermediate stage was added to the converter [2]. An added advantage 
was that the thyristors were turned on under zero current conditions. Several versions of 
this series resonant converter were published [3], [4], [5] before it was extended to a 
single phase bidirectional output [6]. In [7] a series resonant inverter was developed to 
drive a three phase load. The large number of active switching devices which this 
inverter needs, together with its complex control requirements make it unattractive for 
drive applications.
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Resonant link technology was also developed using other approaches. A three phase ac 
input to three phase ac output system was proposed using dual cycloconverters to excite 
oscillations in a central parallel resonant tank [8]. This circuit provided commutation of 
the thyristors at a high frequency (2-4kHz), although frequencies were limited by the 
switching times of the available devices. This topology also uses a large number of 
switching devices and a complex control strategy.
In DC-DC power conversion schemes several resonant topologies have been proposed 
which provide zero voltage or zero current switching for both turn-on and turn-off of 
the switching devices [2], [9], [10]. However, these tend to be unsuitable for high 
power level multiphase loads.
1.2.3 Resonant Link Inverters
The resonant DC link inverter (RDCLI) topology was proposed as a method of 
providing a soft switching environment in a topology suitable for multiphase motor 
drive applications [11]. This inverter took the very simple structure of the VSI and 
added an inductor and a capacitor to realise zero voltage switching (see Figure 1.1). The 
main DC link was excited to resonance with regular zero voltage intervals during which 
the switches of the output bridge could change state with very low losses. Despite its 
simple structure this inverter is able to produce four quadrant output in a multiphase 
system. The output switching bridge has the dual role of controlling current in the load 
and exciting the resonant tank.
Although this inverter offers all of the advantages described above for soft switched 
inverters, it suffers from excessive voltage on the switching devices. With no load and 
no losses the main bus voltage will rise to at least twice the supply voltage, and under 
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Figure 1.1 Resonant DC link inverter
In [12] a clamp was added to the RDCLI circuit. A passive clamp was considered at 
first, but the bus voltage still reached a peak of 2V$ and was only good for restraining 
overvoltage due to load changes. The actively clamped resonant DC link inverter 
(ACRLI) was proposed as an alternative [12] (see Figure 1.2). The active clamp is able 
to limit the main bus voltage to as low as 1.3V$, even under dynamic load conditions. 
The penalties paid by introducing the clamp are a drop in switching frequency, a more 
complex system results, and the need for an external power source to supply the clamp 
capacitor losses.
Figure 1.2 Actively clamped resonant DC link inverter
Both the RDCLI and the ACRLI have created a great deal of interest in the literature. 
The control strategy for the RDCLI was investigated in [13]. Three constant switching 
frequencies were tested, exciting the resonant tank below, at, and above the resonant 
frequency. The system performance was poor unless the tank was excited at its resonant
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frequency. The control strategy for the RDCLI has also been investigated in [14] where 
the effect of resistance in the resonant inductor and the impedance of the load were 
accounted for in selecting the switching time. The control system included 
compensation for the storage time of the semiconductor switches. The control strategy 
for the ACRLI has also received attention in [15] and [16]. Both of these control 
schemes are described in Chapter 5.
One of the most important features of soft switching inverters is the reduction in 
switching losses. However, in order to achieve soft switching, resonant components are 
added to the circuit, with associated losses. The design of the resonant components has 
been optimised in order to keep any additional losses low [17]. An analysis of loss 
mechanisms was performed in [15] and a set of equations was derived for calculating 
the optimal values for the resonant tank components for operation at a given load range 
and switching frequency.
The performance of the switching devices in soft switching schemes is different from 
hard switched schemes. The switching behaviour of power BJTs in the RDCLI was 
investigated in [18], where the losses in an experimental test bed were described. 
However, physical reasons for the differences between hard switching and zero voltage 
switching were not given. Other devices which have been used in zero voltage 
switching schemes are the GTO [19], [20], [21], the IGBT, [22], [23], [24] and the 
MCT [25], [26].
A three phase AC to three phase AC system with an intermediate resonant DC link has 
been simulated in [27], This work included an analysis of the control problems 
associated with phase and magnitude regulation of the input current In [28] a similar 
system was described including a clamped resonant DC link and an analysis of the 
control system. Experimental results were included.
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The dual of the RDCLI was proposed as an alternative method of low loss switching 
[29]. The series resonant DC link inverter is based on the current source inverter (CSI) 
and provides zero current switching. Thyristors may be used as the switching device, 
just as for a conventional CSI, producing a robust soft switched inverter suitable for 
high power applications. The dual of the ACRLI has also been presented [30] and the 
considerable control problems of the series resonant DC link inverter have been 
investigated [31 ], [32].
1.2.4 Recent Developments in Resonant Link Technology
Although the RDCLI and the ACRLI provide zero voltage switching conditions for the 
power semiconductor switching devices two major criticisms have been made of them:
1. The voltage stress on the switching devices is significantly higher than the bus 
voltage, even for the ACRLI.
2. The pulse density modulation (PDM) schemes which should be used with these 
inverters result in poor resolution of switching instants compared with PWM 
schemes. The switching frequency should be higher by a factor of 3-4 for PDM 
systems than for PWM systems with the same total harmonic distortion (THD) [33].
In order to overcome these failings many novel soft switching topologies have been 
suggested. Some represent only small changes from the original RDCLI and ACRLI 
circuits. In [34] a switch was placed in series with the inductor in the RDCLI. This 
allowed a zero current switching operation in order to avoid excessive voltages due to 
load swings, although voltage still reached at least 2V$. An alternative approach 
presented in [35], and extended to motor control in [36] was to add extra switches and a 
power supply so that inductor current could be reduced during the zero voltage interval. 
An alternative bus clamp was suggested in [37]. Compared with the original clamp this 
one requires two more switches and another capacitor, but it was justified as a means of
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removing external bias supplies for start-up and no load conditions. A further variation 
on the clamp was published in [38]. With fourteen operating modes per cycle and 
several extra switches it allows PWM schemes to be implemented using soft switching 
techniques. In [39] a diode was added across the clamp capacitor. The peak voltage of 
the output was reduced to just over 1 pu, and a PWM scheme was implemented.
One method of obtaining soft switched PWM with a multiphase output was suggested 
in [40]. This system used two extra switches compared with the RDCLI, and still 
imposes high voltage stresses on the switches. Another possibility for PWM was 
proposed in [41] in which the original ACRLI topology was altered by replacing the 
resonant capacitor with discrete capacitors across each switch, but this system resulted 
in increased switching stresses, and 50% higher overall losses than for the RDCLI.
In [42] a saturating inductor was used to reduce the voltage stress, but in order to obtain 
PWM switching the power circuit required a current source, adding greatly to the 
complexity of the system. Another topology designed to allow PWM soft switching 
without overstressing the switching devices is found in [43]. However, the circuit for 
reducing the bus voltage to zero is complicated and involves four auxiliary switches. 
Other approaches to achieving PWM soft switching with 1 pu voltage stress on the 
switches may be found in [44], [45], and [46].
Despite the many attempts to improve on the original RDCLI and ACRLI topologies of 
[11] and [12] they are still receiving much attention in the literature [21], [47], [28]. 
The simple structure of the VS I has been retained, and the switching losses are low 
compared with hard switched systems.
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1.2.5 Contributions of this Thesis
This thesis is primarily concerned with the development of an ACRLI as part of a high 
performance servo drive. As part of this project investigations in the following four 
areas were made:
A. Zero voltage switching of power bipolar transistors
The switching characteristics of power BJTs in hard switched environments is well 
understood in terms of the semiconductor physics. However, the physical mechanisms 
involved in the zero voltage switching of power bipolar transistors have not been 
reported. An investigation into the physical reasons for the difference between zero 
voltage switching characteristics and hard switching characteristics of power BJTs is 
included in this thesis. This leads to an improved understanding of the zero voltage 
switching behaviour of power BJTs, the development of an improved base drive, and a 
better estimate of switching losses.
B. Analysis techniques
Existing analysis techniques for the RDCLI and the ACRLI have been to solve the 
differential equations to obtain circuit variables as functions of time. Two alternative 
graphical analysis techniques are discussed in the thesis which aid in understanding the 
operation of these inverters and provide a new method of analysing the performance of 
the inverters.
C. Clamp voltage control
The control of the clamp voltage in the ACRLI is important in determining its 
efficiency and the switching frequency available for modulation of the load. Previous 
control strategies have controlled the clamp voltage over several cycles. The above 
analysis techniques are used to develop a new control strategy which provides very 
stable control of the clamp voltage on a cycle by cycle basis, and may be used to reduce
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losses and increase switching frequency when compared with previous controllers [12], 
[15], [16]. A Digital Signal Processor (DSP) is used to implement the control system.
D. Discrete modulation current control of a two phase load
A high performance servo drive consisting of an ACRLI and a two phase axial flux 
synchronous motor was developed. The current control scheme for the two phase load 
is investigated and an optimal control strategy proposed. Experimental results of the 
performance of the servo drive are included.
In the following two sections the operation of the RDCLI and the ACRLI are briefly 
reviewed.
1.3 The Resonant DC Link Inverter
The resonant DC link inverter [11] was proposed as a means of converting the simple 
structure of the VSI into a soft switched inverter. The inductor and capacitor of Figure 
1.1 resonate so that regular zero voltage intervals are established on the DC bus, during 
which the semiconductor switching devices can change state with very low losses.
In order to explain the operation of the RDCLI in more detail the following 
assumptions are made:
1. The switching bridge and the load may be modelled as a single switch, Sj, 
comprising an actively switched device with an antiparallel diode, in parallel with a 
current source, zinv, representing the current drawn by the inverter during a voltage 
pulse (Figure 1.3). The inverter current, zinv, depends on the state of the switches 
and the current in each phase and may be modelled as constant during a resonant 
cycle because:
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(a) The bridge switch positions must not be changed during a voltage 
pulse because the voltage is not zero.
(b) The load inductance is large and the period of a resonant cycle is 
short, so the load current doesn’t change significantly during a cycle.
The switch in the model is turned on during the zero voltage interval, performing 
the action of all switches in the bridge.
2. The switch is ideal and may be modelled as a short circuit when conducting and an 
open circuit when blocking. Although switching times are non-zero they may be 
modelled in the first instance as negligible.
3. All other components are ideal.
lLR
inv
The waveforms obtained under these assumptions are shown in Figure 1.4. The 
operation of the circuit can be described by dividing each cycle into two modes.
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Mode 1 Mode 2
Mode 1
At the beginning of Mode 1 the resonant capacitor voltage, v ^ ,  is assumed to be zero 
due to the previous operation of the circuit. The switch Sj is closed constraining the 
voltage across the capacitor to remain at zero. Inductor current rises until the switch is 
opened (at time tj) and the circuit moves into Mode 2.
Mode 2
The difference between the inductor current, ijj^, and the inverter current, ijnv, excites 
the resonant tank {LR and CR), causing the capacitor voltage to rise to a maximum of at 
least 2V$ at time ^  The capacitor voltage returns to zero at time while the inductor 
current is less than the inverter current. The diode starts to conduct, closing the switch 
and moving the circuit into Mode 1. The diode prevents the capacitor voltage from 
becoming negative. The transistor may be turned on ensuring the switch remains closed 
when the inductor current becomes greater than the inverter current.
The switch opens and closes with zero voltage across it. The switching locus of the 
transistors in the RDCLI is compared with that of the transistors in the hard switched 
VSI in Figure 1.5. Although the peak voltage stress in the RDCLI is much greater than
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for a switch in a hard-switched environment, the switching stress is significantly 
reduced.
Start-up of the inverter results in a hard switched turn-on of the semiconductor 
switching devices in the inverter bridge. However, the conduction of the switches 
results in a quick discharge of the resonant capacitor, C#, and the stress is only incurred 
once as the inverter is started. All ensuing switching operations occur at zero voltage.
The effect of dynamic loading on the RDCLI is of much greater import than for hard 
switched VSIs as it acts as a disturbance to the resonant tank. If ijj^ is smaller than zinv 
when the switching device is opened then the antiparallel diode in the switch will 
conduct until im  = qnv. However, if ijjz is greater than qnv the system is overexcited, 
and the capacitor voltage will rise to more than 2V$. Under the presence of dynamic 
load swings, in which the inverter current may change from its peak current in one 
cycle to zero in the following cycle due to a change in the state of the bridge switches, 
the resonant capacitor voltage may rise to much more than twice the supply voltage 
(Figure 1.6) [11]. The inductor current cannot be reduced during the zero voltage 
interval, and so the current charging the capacitor at the beginning of Mode 2 is 
excessive. The resultant peak in the bus voltage illustrated in Figure 1.6 is nearly three 
times the supply voltage.
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Mode 1 Mode 2
Figure 1.6 Overvoltage in the RDCLI due to a change in inverter current, iznv
The problem of overvoltage in the RDCLI can be reduced by adding a voltage clamp.
1.4 The Actively Clamped Resonant DC Link Inverter
A clamping circuit was added to the RDCLI in the actively clamped resonant DC link 
inverter in order to restrict the voltage across the switching devices to reasonable levels 
[12]. The ACRLI circuit is shown in Figure 1.7 where the switching bridge and motor 
load have again been modelled by a switch, Sj, in parallel with a current source, i,-nv. 
The clamp circuit consists of a switch, S^, and a capacitor, Cq, where Cq »  C/?, and 
limits the bus voltage to 30%-50% above V$.
The assumptions of section 1.3 are made again, leading to the waveforms in Figure 1.8. 
The cycle is divided into 4 modes of operation.
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Mode 1 Mode 3
Mode 1
Switch Si is closed with the link voltage, vcr» equal to zero. The inductor current rises 
to a level determined by the control strategy at which time switch Si is opened (f; in 
Figure 1.8). Switch Sc is open during Mode 1.
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Mode 2
Both switches are open and the energy stored in the inductor, Lr, starts to transfer to the 
resonant capacitor, Cr , causing the link voltage, vcr, to rise towards its natural peak. 
When the link voltage reaches the level of the supply voltage, V$, plus the clamp 
voltage, vqc* at time t2, the diode in switch Sc starts to conduct, and the circuit moves 
into Mode 3.
Mode 3
The link voltage is effectively clamped during Mode 3 by the clamp capacitor, Cc, 
because switch Sc is on. A voltage of vcc  is present across the inductor causing 
inductor current to fall. The time at which switch Sc is opened (ij) is determined by the 
control strategy.
Mode 4
Both switches are off during Mode 4. The energy stored in the inductor ensures that the 
link voltage returns to zero, and the circuit will move into Mode 1, initiating another 
cycle.
Switches Si and Sc turn on in an uncontrolled manner as the diodes in them become 
forward biased. Transistors in both switches are turned on while their antiparallel diode 
conducts. In each case the switches have regulated turn-off times.
The problem of dynamic load changes causing excessive voltages has been alleviated. 
Figure 1.9 shows the capacitor voltage and inductor current waveforms when the 
inverter current decreases from one cycle to the next due to a change in the switching 
state. The capacitor voltage peak in this case is only marginally higher than for a cycle 
in which the inductor current equals the inverter current at turn-off.
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Figure 1.9 ACRLI waveforms illustrating only minor increase in peak voltage due to a
change in inverter current, Z;nv
1.5 Plan of the Thesis
Chapter 2: The zero voltage switching behaviour of a power BJT is investigated. A 
simulation program is developed with the model of the power BJT based on 
semiconductor device physics. The simulation program is tested firstly with a chopper 
circuit to validate the program, and then the RDCLI is simulated. The results shows 
significantly different behaviour when compared with hard switching. A discussion of 
the physical reasons for the differences is made.
Chapter 3: The switching losses of power BJTs in the RDCLI are analysed. The 
change in switching environment imposes different demands on the power BJT base
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drive and these are investigated. The models for estimating losses are reviewed and a 
new model giving improved accuracy is proposed.
C hapter 4: Graphical analysis techniques suitable for the RDCLI and ACRLI are 
investigated. The state plane diagram is found to provide substantial insight into the 
operation of the ACRLI. The transition mapping diagram is also described and used to 
investigate the stability of the inverters.
Chapter 5: Clamp control strategies for the ACRLI are investigated. The state plane is 
used to derive equations from which a control scheme is formulated. The control system 
is implemented on an experimental system using a digital signal processor. 
Experimental results are included.
Chapter 6: A high performance servo drive is described. The servo motor is a two 
phase axial flux synchronous motor. An optimal two phase current controller is 
developed using an ACRLI with a two phase output bridge. A simple speed control 
system is implemented and the performance of the complete drive is given.
1.6 Summary
In this chapter the resonant DC link inverter and the actively clamped resonant DC link 
inverter have been reviewed. Several control strategies and variations on these inverters 




THE SWITCHING BEHAVIOUR OF POWER BJTS
IN THE RDCLI
2.1 Introduction
Power BJTs have been widely used commercially in hard switched converters due to 
their ability to switch multi-kilowatt loads at frequencies of up to 5kHz. The behaviour 
of the power BJT in steady-state and in hard switched environments has been analysed 
and described thoroughly in the literature [1], [48-55].
The nature of the commutation process for a power BJT in a soft switched application 
differs from that in a hard switched application and a new analysis of the switching 
behaviour is required. Skibinski and Divan [18] investigated the characteristics of 
power BJT operation in the RDCLI and point out some of the differences between ZVS 
and hard switching. Their work included a quantitative comparison of device switching 
behaviour for the two types of switching, but neglected to offer a physical explanation. 
In this chapter an explanation of the transistor switching behaviour based on the 
fundamental device physics is presented. This approach allows a more systematic 
approach to be used in the development of a better base drive.
Operation in a chopper circuit is investigated as an initial approach to understanding the 
zero voltage switching behaviour of the power BJT in a RDCLI. A chopper circuit 
allows a simple means for direct comparison between high voltage and low voltage 
switching without altering the circuit topology. As shown in section 2.4, low voltage 
switching transients for an experimental chopper circuit have some unexpected 
features, including extraordinarily long rise and fall times. An explanation based on 
semiconductor device physics was sought for these features. Simulation of transistor
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charge distributions was used to assist since it is impossible to probe the internal 
behaviour of the transistor.
A review of the semiconductor device physics leading to a set of non-linear partial 
differential equations describing the time dependent behaviour of a semiconductor with 
arbitrary doping profile in one-dimensional space is given in [56]. These transistor 
equations are unsolvable analytically - only by making numerous assumptions about the 
nature of the transistor and its environment can a closed form theoretical solution be 
found. More general results for high voltage switching have been obtained using 
numerical analysis to solve the differential equations [57], [58], [59]. A simulation with 
a power BJT model from semiconductor physics allows the switching waveforms to be 
predicted and a detailed understanding of the physical processes in the transistor to be 
developed.
The doping profile of the experimental transistor could not be obtained, making it 
difficult to obtain exactly matching simulation and experimental results. Instead, a 
typical profile was used to investigate the broad features of the behaviour. Experiment 
has been used only to verify these broad features.
The device models used in the simulation and the simulation program are described in 
sections 2.2 and 2.3. The simulation program includes equations describing the circuit 
to be simulated. Simulation and experimental results for the chopper circuit are 
discussed in section 2.4. The physical processes which cause the transistor behaviour to 
differ when switching with a low voltage supply are explained. This work is then 
extended to the RDCLI in section 2.5.
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2.2 Device Models
The power BJT model was chosen to represent only those physical processes known to 
have a significant effect on switching operation. Other devices in the circuit were 
modelled using well known techniques so that their effect on simulation accuracy was 
clearly defined.
2.2.1 Power BJT Model
A model of the power transistor capable of predicting the switching behaviour is 
required. Lauritzen has reviewed power BJT models used in circuit simulators and 
found that it is essential to use a model based on power device physical characteristics 
to provide "switching waveform information for evaluating the commutation process, 
component stress, and power dissipation" [60].
Table 2.1 lists the strengths and weaknesses of three types of models. The closed form 
theoretical model has been used by device designers to solve classical BJT problems 
and to derive design rules. Sub circuit models have found applications in circuit 
simulation programs such as SPICE. The numerical solution of the theoretical model is 
used where the switching behaviour is important and the solution for only a small 
number of switchings is performed.
Closed form theoretical models, the generic SPICE model, and sub circuit based 
models were not used in this study due to their inability to accurately model the 
switching behaviour of the power BJT [60], [61]. The best of the power BJT models for 
use in circuit simulators reviewed in [60] were those of Kull et al. [62] and Xu and 
Schroder [63]. Both of these models are based on one-dimensional device physics with 
some simplifying approximations. In [62] recombination and generation are neglected, 
whereas in [63] only generation is neglected. In both cases the stored charge in the 
lightly doped region of the collector is modelled as a single lump, making it impossible
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to predict the behaviour of the transistor under conditions such as those which cause 
current tail.
Approach Strengths Weaknesses
Theoretical • Exact solution over the • Assumptions are invalid
(closed form) valid operating range. over a range of operating 
conditions encountered by 
power transistors.
Standard Circuit • Widely accepted as • Proven to be poor for
Analysis Programs State-of-the-Art for low simulations of power






• Exact solution over all 
operating ranges (even 
for power transistors).
• Must be developed in-house.
• All one-dimensional 
semiconductor problems 
can be solved.
• Internal transistor effects 
can be observed.
• Model can be improved 
easily.
• Input data is difficult to 
obtain exactly.
Table 2.1 Comparison of solution techniques for semiconductor calculations
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A one-dimensional model based on semiconductor physics with numerical solution 
overcomes these problems. The one-dimensional model has been used previously in 
predicting the behaviour of power transistors [57], [58], [59], [64]. The basic equations 
of semiconductor physics which constitute the one-dimensional model [56], [65] are 
given in equations (2.1) - (2.3).
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The continuity equations (2.2), (2.3) describe the movement of charge in time and 
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where Jp and Jn are given by the transport equations (2.4) and (2.5):
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These non-linear differential equations describe the behaviour of charge carriers in a 
semiconductor with arbitrary doping profile and in the presence of an electric field 
under either steady-state or transient conditions. The coefficients are non-linear and are 
given in equations (2.6) - (2.8) [66].
Carrier mobility is dependent on electric field strength, doping profile, and 
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where /  is a factor used to represent carrier-carrier scattering limited velocity, and is 





The coefficients used in equations (2.6) are listed in Table 2.2.
Coefficients V-, Vn
AWCcnr3) 6.3 * 1016 8.5 * 1016
a 0.76 0.72
H™* (cm2/v.sec) 495 1330
Hmm (cm2/V .sec) 47.7 65
ErCV/cm) 1.95 * 104 8 * 103
p 1 2
Table 2.2 Coefficients used in calculating carrier mobility
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The diffusion constants can be calculated by applying Einstein's Equations (2.7) once 
the mobility is known.
(2.7a)
n  kTA . = —
Q
(2.7b)
where —  is the thermal voltage.
Q
Recombination in the semiconductor is modelled using both Shockley-Read-Hall 
recombination (first term in equation (2.8a)) and Auger recombination (second term in 
equation (2.8a)).
R = P n -n {
*P(n + n0) + xn{p + p0)
+ r(n2p + p 2n) (2.8a)
where the carrier lifetimes are approximated by [66], [57]
x = x = xrtv/> vn v0
'NB
J r « L
(2.8b)
Generation, G, has been neglected because its effect is second order and is of more 
consequence when considering avalanche breakdown of the device [63].
Other effects which are not included in the power BJT model are: bandgap narrowing,
two dimensional effects such as lateral injection and current crowding, and thermal
transients.
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The doping profile of a typical triple diffused npn_n power transistor is used due to the 
lack of doping profiles in standard data sheets. A Gaussian distribution is assumed for 
each of the diffusion layers with coefficients "C" and "a" taken from [57] . Each 
diffusion is of the form:
r(x) = Ce-“! (2.9)
The doping profile is shown in Figure 2.1.
Figure 2.1 Doping profile of the power transistor used in the simulation
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In an inductively loaded chopper circuit such as that shown in Figure 2.2 the load 
current, flows through a freewheel diode during the blocking period of the active 
switching device. This diode has a large impact on the switching waveforms and must 
be adequately modelled in order to obtain reasonable accuracy from the simulation 
program. A macro-model [67] was used for the diode because it could easily be "tuned" 
to match the experimental results. A diode model based on semiconductor physics 
would be inappropriate as it would introduce additional uncertainties which would 
make the evaluation of the transistor model difficult.
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Under steady state conditions the diode is represented by a voltage source for 
conduction and an ideal open-circuit for blocking. Forward recovery transients increase 
the magnitude of the peak voltage across the transistor, but are neglected here because 
the peak voltage stress was not important in this study. The reverse recovery transient 
has been divided into two stages as shown in Figure 2.3. During Stage 1 the voltage 
across the diode is constant and approximately equal to the diode conduction drop 
which existed before the switching operation was initiated. The end of Stage 1 is 
determined from charge storage concepts (Equations (2.16) - (2.18)).
Immediately prior to the switching operation the stored charge can be represented by:
Qo=iLXF (2.16)
The charge during Stage 1 can be found using the integral charge control equation:
Q(t) = Q o+i—- i < m  (2.17)
TF
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From [53] it may be assumed that the total stored charge during Stage 2 is direcdy 
proportional to the reverse current:
e W  (218)
The end of Stage 1 at t = t2 can be found by the simultaneous solution of equations 
(2.17) and (2.18).
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During Stage 2 the diode current falls exponentially [67] and can be represented as a 
current source where:
i j j ) = *<¿(0^ * (2.19)
2.3 Simulation Program
In the simulation program the transistor and diode models must be interfaced with 
either the chopper or the RDCLI. The transistor model is voltage driven, ie the voltages 
vt,e and v^c are inputs and are used with the model to calculate the currents ib and ic. 
Standard techniques for solving non-linear differential equations such as the fourth 
order Runge-Kutta algorithm were found to be inappropriate for solving the transistor 
equations because of the partial derivatives in position in equations (2.2) - (2.5). In [65] 
a numerical method is presented which provides a suitable technique for solving the 
non-linear transistor equations. The differential equations are transformed into finite 
difference equations in position and time where non-linear coefficients are linearised 
using Taylor's series expansions. The resulting matrix-vector equation is solved 
iteratively. This method is explained clearly in [57].
The Newton-Raphson method was used to solve the circuit equations simultaneously 
with the transistor equations. The Newton-Raphson method is used in Appendix A to 
derive equations for calculating the base and collector circuit variables with respect to 
time for both the chopper and the RDCLI. The presence of in equations (A. 14), 
(A. 17), and (A.24) and the injection of holes from the base into the collector region 
mean that the two circuits are interconnected and that a change in one will cause a 
change in the other. The most effective manner for solving the circuits simultaneously 
was found to be solving each independently, and alternately, until the error in the 
solution of each was sufficiently small.
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The simulation program algorithm and program listing for calculating the switching 
behaviour of the power BJT in the RDCLI circuit is given in Appendix B. The program 
requires initial conditions for carrier concentrations and voltage throughout the 
transistor. These are created by a companion program which uses a similar algorithm to 
solve the transistor equations under steady-state conditions with time derivatives set to 
zero.
2.4 Chopper Circuit
The switching behaviour of a power BJT in a chopper circuit is investigated in this 
section. A review of the switching characteristics for a power BJT in a chopper circuit 
with a high supply voltage is given with the major features of the device switching 
characteristics explained in terms of charge storage and movement in the transistor. 
Simulation and experimental results for turn-on and turn-off illustrate the differences 
between high voltage and low voltage switching with power BJTs. Current tail in the 
power BJT under both high and low supply voltages is also investigated. The detailed 
description of the power bipolar transistor switching behaviour in a chopper circuit 
provides a strong basis for the investigation of the switching behaviour of BJTs in the 
RDCLI circuit described in section 2.5 [64].
2.4.1 Review of High Voltage Operation
The switching operation of a power transistor in the chopper circuit of Figure 2.2 with 
high voltage supply can be understood using charge storage concepts [1], [48]. The 
inductive load, L, is large enough so that current through it may be considered to be 
constant over the short period of time for which a switching transient occurs. Ls 
represents stray lead inductance [68] and limits the transfer of current from the 
freewheel diode. The switching waveforms for this circuit with a high voltage supply 
are shown in Figure 2.3.
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The transistor is off initially (r = 0). Base current, rises and charges the base-emitter 
space-charge capacitance until the base-emitter junction is forward biased. This 
corresponds to delay time.
The transistor operates in the active region (Stage 1 in Figure 2.3) once the base-emitter 
junction becomes forward biased at f = tj, and collector current, ic, rises rapidly. The 
collector-emitter voltage, vce, remains essentially constant because the freewheel diode 
remains forward biased.
When the collector current becomes larger than the load current, the diode current, id, 
reverses and sweeps out the diode stored charge. As the diode stored charge becomes 
small at t = t2, a reverse bias begins to form across the diode, and operation in Stage 2 
begins. Diode current decays exponentially from its negative peak to zero. The 
collector-emitter voltage falls quickly at first while the transistor continues to operate in 
the active region. The charge stored in the base increases and eventually the base 
widens into the lighdy doped collector region, corresponding to transistor operation in 
the quasi-saturation region. The quasi-saturation region is characterised by a fall in both 
the gain and the cut-off frequency which in turn results in a fall in the rate of change of 
voltage [49]. The slow rate of change of voltage is referred to as dynamic saturation 
[50]. Eventually the transistor reaches a steady-state conducting condition.
The turn-off transient commences at time t -  ts when the base current reverses, and 
storage time begins (Stage 3). Throughout storage time the collector-emitter voltage 
rises, slowly at first in the reverse process of dynamic saturation, and then more quickly 
once the transistor enters the active region. When the transistor can support the supply 
voltage, Vs, plus the conduction drop of the diode, the diode turns on and fall-time 
begins (t -  t4). Collector current remains essentially constant during the storage time.
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During fall-time (Stage 4) the load current commutates from the transistor to the diode. 
The transistor operates in its active region and the transferral occurs quickly. At the end 
of fall-time (t = t§) the base-emitter junction becomes reverse biased, and the transistor 
turns off.
2.4.2 Simulation and Experimental Results
The results obtained from both the simulation and the experiment for the chopper 
circuit are presented in this section. Tests were performed with high voltage supply 
(200V), and low voltage supply (5V). Tum-on and turn-off transients at a load current 
of 5A are depicted. The transistor used to obtain the experimental results was a Phillip's 
BUP37 power BJT rated at ic = 20A and vceo = 800V. The schematic diagram of the 
base drive used in the experimental circuit throughout this chapter is shown in 
Appendix C.
A. Turn-on
a) High Voltage Supply: The simulated and experimental tum-on transients with a 
supply voltage of 200V are shown in Figure 2.4 and are as expected from charge 
storage concepts described in the review of operation at high voltage.
Figure 2.5 illustrates the simulated carrier concentration profiles and electric field 
distribution at the times marked to - 13 in Figure 2.4(a).
Initially (t = to) a depletion layer exists at the base-emitter junction (x  = 5|im). The 
electric field is strongest near the collector-base junction, and falls to approximately 







Figure 2.4 High voltage turn-on waveforms - zc, and vce vs t 
(a) Simulation results, (b) Experimental results
33
Figure 2.5 Carrier concentration and electric field distribution during
high voltage tum-on
As the transistor turns on charge builds up quickly in the vicinity of the base-emitter 
junction and the transistor moves into operation in the active region. As the current 
increases, the electrons which comprise it cause a reduction in the net charge in the 
base-collector depletion layer. The peak electric field which the depletion layer can 
support becomes lower [52], and the electric field spreads over the entire lightly doped 
collector region (x  = 15fxm to x = 45\xm). As the current increases further the electric
field distribution becomes uniform, and then a peak forms towards the heavily doped 
collector end (f = tj in Figure 2.5). A small increase in base width accompanies this 
change in electric field distribution causing a slight decrease in the rate of rise of 
collector current. The maximum collector current occurs at t = tj.
At t -  ti the circuit moves into Stage 2, with transistor operation still in the active 
region, and the collector-emitter voltage falling quickly. At t = t2 the collector-emitter 
voltage has fallen to 80V, and the electric field throughout the collector has diminished.
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For t > t2 the base widens into the lightly doped collector region resulting in a 
slowdown in the rate of change of voltage. The end of the transient (t = t$) illustrates 
transistor operation on the verge of hard-saturation, with the lightly doped collector 
almost entirely modulated by holes injected from the base.
The electric field strength, and hence the voltage are added to the model in the 
simulation, improving on the charge storage model of the transistor described in section 
2.4.1.
Although the waveforms for the simulation and experiment are essentially the same, the 
time scales are substantially different. The time constant used in the simulation 
(equation (2.8b)) is much smaller than that exhibited by the transistor experimentally. 
While the correlation between simulation and experimental results may have been 
improved by changing the time constants, it seemed pointless to adapt the model to 
give better agreement, since a detailed knowledge of the doping profile of the 
experimental transistor was not available.
b) Low Voltage Supply: The simulated and experimental tum-on transients with a 
supply voltage of 5V are shown in Figure 2.6. The waveforms are markedly different 
from the high voltage case.
The main features of these waveforms can be explained by considering the earner 




Figure 2.6 Low voltage turn-on waveforms - ic, and vce vs t 
(a) Simulation results, (b) Experimental results
36
1.00E+22 x T  1.00E+04
1.00E+20







0 5 10 15 20 25 30 35 40 45
x (um)
Figure 2.7 Carrier concentrations and electric field profile for low voltage turn-on
Initially (t = to to t = tj in the simulation, Figure 2.6(a)) collector current rises quickly, 
just as for the high voltage case, and the transistor operates in the active region. As the 
current rises, the voltage drop across the lightly doped (resistive) region of the collector 
results in a reduction in the magnitude of the peak electric field and the size of the 
depletion layer. Unlike the high voltage switching case, the electric field doesn't fall 
linearly from its peak to zero at the heavily doped collector, but rather it retains a 
localised peak near the collector-base junction (shown at t = tj in Figure 2.7), and a 
small uniform magnitude throughout most of the collector. Eventually the depletion 
region disappears altogether, and the transistor moves into operation in the quasi­
saturation region. The collector-base voltage (which is unchanged from t = fy) is 
dropped entirely across the lightly doped collector region in the form of resistive losses. 
The diode is incapable of blocking because its stored charge is still large, and the 
voltage across the transistor remains approximately 5.8V.
Operation in quasi-saturation with the full supply voltage dropped across the transistor 
is illustrated for t = t2 in Figure 2.7.
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The slow rate of change of collector current means that the diode current decreases 
slowly, and most of the stored charge in the diode recombines before the diode current 
is negative. Consequendy the collector current overshoot is small and the collector 
current decay phase is short During the current decay phase the collector-emitter 
voltage falls (r = ij), eventually to its steady state conduction level.
Under high voltage switching, transistor operation in the quasi-saturation region is 
characterised by a slowing in the rate of change of voltage. In low voltage switching 
schemes, transistor operation in the quasi-saturation region results in a slowing of the 
rate of change of collector current.
The vce-ic trajectory for the transistor turn-on transient under high voltage and low 
voltage supply conditions is shown in Figure 2.8. This illustrates the familiar turn-on 
trajectory for high voltage switching, and transistor operation in the quasi-saturation 
region while the current is still rising for low voltage switching.
Quasi-
rce
Figure 2.8 Sketch of the vce-ic trajectory for high voltage and low voltage turn-on 
B. Turn-off
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a) High Voltage Supply: The simulated and experimental turn-off transients with a 
supply voltage of 200V are shown in Figure 2.9 and are as described from charge 







Figure 2.9 High voltage turn-off waveforms - ic, i^  and vce vs t 
(a) Simulation results, (b) Experimental results 
From the high voltage case it is possible to predict the storage time for the low voltage 
case. For a supply voltage of 5V, storage time should last until vce > 5.8V (point A on
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Figure 2.9(a)). Thus the time until collector current starts to fall should reduce by a 
third for a 5V supply when compared with a 200V supply, provided the transistor starts 
in the same state of saturation.
The energy which is lost during the experimental turn-off transient was calculated by 
multiplying the collector current by the collector-emitter voltage to obtain the 
instantaneous power, and then integrating over the duration of the transient. For the 
waveform shown in Figure 2.9(b) the energy lost is 433 p J.
b) Low Voltage Supply: The simulated and experimental tum-off transients with a 
supply voltage of 5V are shown in Figure 2.10. As discussed in the above section, the 
time until the collector current starts to fall is approximately two-thirds that of the high 
voltage switching case for the simulated results.
During the fall of the collector current the transistor exhibits a similar characteristic to 
that found in the turn-on transient. The transistor is in quasi-saturation from t = to to t 
= tu  and consequently the rate of change of current is slow. From t] until the end of the 
switching transient collector current falls rapidly as the transistor moves through the 
active region.
For the transistor tum-off with low voltage supply the fall-time begins while the 
transistor is still operating in the quasi-saturation region. Conventional definitions of 
storage time and fall time relate poorly to the physical characteristics of the device 
when switching at low voltages.
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Figure 2.10 Low voltage turn-off waveforms - ic, vcc vs i 
(a) Simulation results, (b) Experimental results
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The energy lost during the experimental turn-off transient was calculated and found to 
be 55ji7. Although the supply voltage has been reduced by a factor of 40, the turn-off 
losses have been reduced by a factor of only 8.
C. Current Tail
Current tail is associated with the turn off of power BJTs in which the reverse base 
current is too large, causing the collector current to fall slowly with a long tail. It is due 
to the creation of a depletion region at the base-emitter junction prior to the removal of 
the excess charge in the lightly doped collector [1], [48]. When the base-emitter 
junction is cut-off transistor action ceases and emitter current falls to zero. A depletion 
region forms at the collector-base junction with a large quantity of holes trapped in the 
lightly doped collector. The holes that are trapped can be removed by recombination 
with electrons injected from the collector, or via the base. Base current and collector 
current are approximately the same magnitude, but opposite in polarity during current 
tail. A long decay in collector current occurs with full voltage across the device leading 
to high turn-off losses. Current tail is most likely to occur when the transistor has been 
operating in the saturation region while conducting, and when the reverse base current 
is excessive for the level of collector current.
a) High Voltage Supply: Figure 2.11 shows simulation and experimental results for a 
high voltage (200V) turn-off including current tail. In the simulation both the load 
current and the forward base current were reduced from previous levels while the 
reverse base current was left unchanged. The relatively large reverse base current 
resulted in a much shorter storage time than for the normal turn-off, and caused a 
current tail to occur. In the experiment the load current was reduced from 5A to 0.6A 
without changing the forward base current, hence reducing the gain at which the 
transistor operated and increasing the level of saturation. The reverse base drive was 
unchanged. The storage time for this case increased when compared with the normal 
turn-off because the transistor started its turn-off from a more saturated state. A current
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Figure 2.11 High voltage turn-off waveforms with current tail - <c- <6> and vce
(a) Simulation results, (b) Experimental results
vs t
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The change in the level of base current in the experimental results beginning at r = 6jis 
occurs because the reverse base current is larger in magnitude than the collector 
current. It falls to the collector current level because it mirrors the collector current 
during current tail.
The energy loss in the turn-off transient for the experimental results was calculated as 
59jjJ .  This is significantly lower than for the previous hard switched turn-off because 
the collector current has been reduced from 5A to 0.6A.
b) Low Voltage Supply: The same operating conditions were tested with a supply 
voltage of 5V. The simulation and experimental results are shown in Figure 2.12. 
Current tail is accentuated under low voltage supply conditions. The experimental 
results show a tail of approximately 2|is duration for the high voltage case compared 
with a tail of over 8|iy duration for the low voltage case. Similar results are obtained 
from the simulation.
The difference between high voltage and low voltage switching when current tail is 
present occurs because of the different size of the depletion region at the collector-base 
junction. For the high voltage case the collector-base depletion region is large leaving 
a relatively small quantity of holes to recombine. For the low voltage case the collector- 
base depletion region is small resulting in a large quantity of trapped holes and a longer 
decay in current.
Current tail is an important phenomenon limiting the reduction in power loss when 









Figure 2.12 Low voltage turn-off waveforms with current tail - ic, and vce vs t
(a) Simulation results, (b) Experimental results
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The energy loss during the experimental turn-off transient was calculated to be 6jxJ . 
This is smaller by a factor of 10 than the energy loss during turn-off with current tail 
for the high voltage switching example.
2.5 RDCLI Circuit
2.5.1 Simulation of RDCLI
A simplified form of the RDCLI circuit with the clamp circuit neglected is shown in 
Figure 2.13 where the inverter bridge and motor load are represented by a single 
diode/transistor switch, Si, in parallel with a current source, zznv. The analysis of this 
circuit given in [11] shows that the capacitor voltage is independent of the inverter 
current, z/nv, but depends strongly on the switch current when switching is initiated, im  
(equation (6) in [11])
lU> linv (2.20)
where ijj^ is the inductor current when the switch is turned off. The switching 
behaviour of the BJT is likewise independent of /jnv, but strongly dependent on the 
difference between the inductor current and the inverter current at turn-off. Thus the 
presence of non zero inverter current may be modelled simply by changing the turn-off 
current for the transistor, with the inverter current set to zero.
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The function to be minimised in order to solve the RDCLI collector circuit equations is 
given in Appendix A (equation (A.24)). The collector circuit equations were solved 
simultaneously with the base circuit equations in the same manner as for the chopper 
circuit.
The initial conditions for the RDCLI must be determined. If the beginning of Mode 1 
of Figure 1.3 is considered, the transistor is in the off state, inductor current is negative 
and flowing through the diode, and capacitor voltage is negative and equal to the diode 
voltage. If the transistor is supplied base current when the collector-emitter voltage is 
negative, it will conduct in the reverse direction. Reverse conduction in the power BJT 
has been found to be dependent on the type of transistor (single or Darlington), and on 
the type of base drive [69].
The simplest of base drives has been used in the simulation (see Figure 2.2). Although 
the system was able to solve the steady-state transistor equations under reverse 
conduction, it was unable to predict the dynamic interaction between the transistor 
under reverse conduction and the circuit. It failed because the transistor equations are 
less stable under reverse conduction, and the circuit equations do not model base 
current flowing out of the collector, as would happen during reverse conduction. 
Regardless of whether the switching is hard or soft, the tum-on of a power BJT while 
its antiparallel diode is conducting will occur as discussed in [69]. The initial conditions 
were changed so that the collector-emitter voltage, and inductor current were both zero. 
Reverse conduction was avoided, and the system of equations converged.
2.5.2 Simulation and Experimental Results
The simulation and experimental results for the switching behaviour of the power BJT 
in the RDCLI are shown in Figure 2.14. The circuit parameters are Vs — 200V, Lr -  
IOOj i H , and Cr = 0.16|iF. Stray inductance, Ls , is modelled in the simulation by
adding 50nH inductance in series with the resonant capacitor. The transistor used in the
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experimental prototype was the same as for the chopper circuit, ie a Phillip's BUP37 
power BJT rated at 20A, 800V. The base drive was also the same as for the chopper 
circuit (Appendix C) although a slighdy higher reverse base current (1.2A compared 
with 1A in the chopper circuit tests) was used.
(b)
Figure 2.14 Power BJT switching characteristic in a RDCLI - ic and v ce vs t
(a) Simulation results (b) Experimental results
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The power BJT behaviour can be explained by considering the movement and storage 
of charge in the transistor with reference to the simulation results [70].
At t = 0 the transistor is in the "off' state. The transistor is turned on with nearly 
constant base current, causing charge to be stored in the transistor base and lightly 
doped (drift) region of the collector.
The inductor current becomes positive, and the transistor operates in the quasi­
saturation region, with the ratio of collector current to base current determining how 
close to saturation the transistor operates. If base current remains constant as inductor 
current and hence collector current increases, the operating point of the transistor will 
move towards the active region.
The carrier concentration and electric field distribution just prior to the reversal of base 
current at t = ti are shown in Figure 2.15. The base extends into most of the lightly 
doped region of the collector. The base region during conduction is characterised by the 
presence of large quantities of both holes and electrons, and has very low resistance. 
The small section of the lightly doped collector which is not converted into base has a 
much higher resistance, and a significant electric field.
At t = tj the base current reverses, and storage time begins. The width of the current- 
induced-base decreases, causing a longer section of the collector to behave as a resistor 
and a higher voltage drop occurs across this region. The voltage which the transistor 
sustains increases, shown as a larger area under the electric field in Figure 2.15. As the 
transistor voltage rises, collector current commutates into the capacitor causing the 
capacitor voltage to rise also. Since collector current is still large, power is dissipated. 
As the capacitor voltage is rising, more charge is removed from the base and so the 
collector resistance increases further. Depending on the rate of removal of base charge
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and the value of the resonant components, the collector current may fall, remain 




Figure 2.15 Carrier concentration and electric field strength during turn-off
In the RDCLI the fall in collector current begins shortly after the reverse base current is 
applied and is not linked to the removal of all of the stored charge in the lighdy doped 
region of the collector. This raises problems with the conventional definition of storage 
time - "the delay interval between the removal of positive base current and the 
beginning of the decay of collector current" [71]. A better definition of storage time for 
the RDCLI is that offered in [18] - the time from removal of positive base current until 
the sudden slope downwards in collector current.
Ideally the definition of storage time should be based on the fundamental physics of the 
device and be applicable to either hard or soft switching topologies, eg the time from 
the removal of positive base current until all excess stored charge in the collector is 
removed. However, this definition is impractical as it is difficult to measure stored 
charge in the transistor. The circuit variable based definitions offered in [71] and [18]
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provide a simple means of determining storage time corresponding to the removal of 
excess stored charge in the device, but they are not universally applicable.
While the transistor is operating in the quasi-saturation region the rate of change of 
collector current is low. When the electrical base width has reduced to approximately 
the same as the metallurgical base width a depletion layer forms at the base-collector 
junction. This marks the end of storage time as defined in [18], and the beginning of 
fall time. The transistor moves to operation in the active mode with a much higher rate 
of fall of collector current. The rate at which the charge is removed via the base and the 
values of the resonant components have a large effect on the losses incurred.
The experimental results show the collector current and collector-emitter voltage from 
the instant switching is initiated in Figure 2.14(b). The experimental results verify the 
simulation results, and the major cause of difference is again the time constants.
The energy loss during the experimental turn-off transient was calculated to be 290|i7. 
For a 20% increase in the reverse base current for this test compared with the chopper 
circuit results, the energy loss has been reduced by 33%. In the next chapter the effect 
of reverse base current on energy loss is investigated and significant improvements to 
the loss levels are made.
2.6 Summary
In this chapter the switching behaviour of the power BJT has been investigated and 
both simulation and experimental results have been given. A detailed description of the 
models used in creating the simulation program was presented.
A chopper circuit was used as an initial means of investigating the switching behaviour 
of the power BJT at low voltages. The results with a low supply voltage show a
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significantly different behaviour for both turn-on and turn-off from the well established 
high voltage switching operation of the power BJT. The reason for the difference is 
found in the collector resistance which is able to sustain the low supply voltage when 
current is relatively small. During the tum-on transient the transistor enters the quasi­
saturation region while the diode is still recovering, resulting in a slow rise in collector 
current and very little current overshoot. During the turn-off transient, the transistor can 
sustain the low supply voltage while there is still a large quantity of stored charge in the 
collector, resulting in a slow fall in collector current until excess charge is removed.
The energy loss during the turn-off transient was found to be only 8 times less when 
using a 5V supply compared with a 200V supply, even though the voltage is less by a 
factor of 40. This indicates that the gains in efficiency when using soft switched 
inverters may not be as great as earlier researchers proposed.
Simulation and experimental results were also obtained for operation of a power BJT in 
a RDCLI circuit. The switching behaviour was found to be significantly different from 
that of a power BJT in a hard switched circuit, and the differences were explained using 
device physics. As the transistor switches off, the high resistivity region of the lightly 
doped collector enables the transistor to block the resonant capacitor voltage while the 
transistor is operating in the quasi-saturation region. Current commutates into the 
capacitor causing the capacitor voltage to rise. Eventually the stored charge in the 
collector is removed, and the transistor enters the active region, resulting in a much 
faster rate of change of current. The resulting collector current waveform exhibits two 
fall rates - one when the transistor is operating in the quasi-saturation region, and one 
when the transistor is operating in the active region.
In the next chapter this improved understanding of the transistor switching behaviour 
will be used in the development of a better base drive and a more accurate model for 
losses in the RDCLI.
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CHAPTER 3
BASE DRIVES FOR POWER BJTS IN SOFT 
SWITCHED INVERTERS AND ESTIMATION OF
SWITCHING LOSSES
3.1 Introduction
The switching losses in the power semiconductor switching devices in hard switched 
inverters are a major determinant of the efficiency and the switching frequency at which 
the inverter operates. Although they represent a smaller proportion of the total 
switching device losses in soft switched inverters, they should still be minimised to 
allow as high a switching frequency and efficiency as possible.
In this chapter the base drive for a power BJT used in an RDCLI is investigated. 
Techniques for minimising switching losses are presented, and equations for estimating 
the switching losses are derived.
3.2 The Base Drive
Base drives for the power BJT have been investigated and optimised for hard switching 
operation [1], [48], [71 - 78]. Switching losses are particularly important in the RDCLI 
because of the high switching frequency, and so the base drive must be designed with 
special attention to the switching losses. The base drive of power BJTs in zero voltage 
switched inverters has been considered in [70].
3.2.1 Base Drive Features in Hard Switched Applications
The base drive of a transistor in a conventional hard switching scheme is designed to 
minimise switching times, with particular attention given to the rise time and fall time
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of collector current as it is during these times that the majority of switching losses 
occur.
Rise times are minimised by applying additional base current (often referred to as the 
current porch) at the beginning of the conduction period so that the quantity of stored 
charge in the base rises quickly, leading to a fast rise in collector current, and a short 
dynamic saturation period (Figure 3.1). The dynamic saturation period refers to the 
interval when the collector emitter voltage falls from 10% of the supply voltage to 
110% of the saturation voltage, and it may be responsible for a higher level of losses 
than the rise time [50].
Figure 3.1 Base current waveform for hard switching
A large base current should not be sustained during the entire conduction period 
because it would result in saturation of the transistor and a long storage time and fall 
time. Although a long storage time will not add significantly to losses in a hard 
switched inverter, storage time is usually kept short to maintain accurate control. An 
anti-saturation circuit such as the Baker Clamp is used to reduce storage time and fall 
time [71], [77]. The anti-saturation circuit diverts excess base current into the collector 
if the collector emitter voltage falls below a set-point.
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Reverse base current is necessary in order to turn the transistor off quickly and to keep 
switching losses low. Reverse base current is often shaped to increase in magnitude 
throughout the storage time [48], resulting in maximum reverse base current during the 
fall time, and a quick transition through the active region, leading to a m in im u m  in 
turn-off losses.
3.2.2 RDCLI Turn-On
The tum-on of the transistor in a RDCLI circuit (with the exception of switching at the 
start of RDCLI operation) is performed with the anti-parallel diode conducting. This is 
the same situation as occurs if a transistor is switched on with its antiparallel diode 
conducting in a hard switched inverter.
If the base drive does not include an anti-saturation circuit (Figure 3.2(a)), the transistor 
will tum-on while the collector-emitter voltage is negative and the transistor will begin 
reverse conduction. Current will flow from the base to the collector. Power BJTs 
operating in reverse conduction mode have a low gain (approximately 1) and the 
emitter will conduct some portion of the total current through the diode-transistor pair
[69]. The base-collector junction behaves in a similar fashion to a forward biased power 
diode with full conductivity modulation of the lightly doped collector. A quick 
transition through the quasi-saturation region occurs, equivalent to the forward recovery 
of a power diode. When the inductor current becomes positive, and the voltage across 
the transistor becomes positive, no dynamic saturation effects are present.
If tum-on in the RDCLI is delayed until inductor current is positive and hence current 
through the transistor-diode pair is positive, the forward base current will be insufficient 
to take the transistor through dynamic saturation into quasi-saturation unless the 
transistor is switched on for a long time. Dynamic saturation in a hard switched inverter 
is typically in the order of 10|is [50], but depends on the particular transistor. Under
soft switched conditions dynamic saturation is still present since the charge must still be
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stored in the transistor base for it to enter the quasi-saturation region. In a RDCLI 
switching at 30kHz three of the main switching devices are only on for a few 
microseconds during the zero voltage interval, and these transistors would sustain high 
loss during this time if the dynamic saturation region could not be avoided.
(a)
Figure 3.2 Reverse base conduction in a power B JT 
(a) Without Baker Clamp (b) With Baker Clamp
If a Baker Clamp is included in the base drive circuit (Figure 3.2(b)) the transistor 
receives very little base current while the antiparallel diode is conducting because the 
anti-saturation diode, Das» shunts all current away from the base. The transistor will 
not start to turn on until the collector-emitter voltage is positive and large enough to 
reverse bias the anti-saturation diode. In this case the collector-emitter voltage will 
continue to rise, possibly to tens of volts, due to dynamic saturation. If the transistor is 
on for long enough it will return to operation near the saturation region with low 
collector-emitter voltage.
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The experimental test circuit used for observing the turn-on of the transistor is the same 
as that used in Chapter 2 (Figure 2.13), and includes the same base drive, illustrated in 
Appendix C. The results are shown in Figure 3.3 where the inverter current is zero.
Figure 3.3(a) shows the tum-on of the power BJT where the base current is applied 
when the resonant capacitor voltage, and hence the collector-emitter voltage, has fallen 
to zero, and the inductor current is greater than -2.6A. The collector current becomes 
negative as the transistor starts reverse conduction. When the collector current reaches 
4A the turn-off of the transistor is initiated, and the transistor turns off after 3ps. The 
voltage during conduction is less than 5 volts.
Figure 3.3(b) illustrates the tum-on of the power BJT where the base current is initiated 
when both the collector emitter voltage is zero, and the inductor current (and hence the 
collector current) is zero. The collector current is never negative indicating that the 
transistor never operates in reverse conduction. The voltage during conduction is 
significantly higher when compared with that of Figure 3.3(a). However, the time to 
turn the transistor off is reduced from 3p,s to just over 2|is. This occurs because a large 
amount of charge is stored in the base during reverse conduction in the first case, but a 
relatively small amount of charge is stored in the base during normal conduction in the 
second case.
In the case considered above in which the transistor is only conducting for a few 
microseconds, the high voltage across the transistor during conduction when tum-on of 
the transistor is delayed may be tolerated in exchange for a quicker turn-off. However, 
if the transistor is to be on for longer periods (for example due to higher inverter 
current), the possibility of reverse conduction as a means of avoiding dynamic 
saturation effects should be reconsidered.
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(b)
Figure 3.3 Experimental turn-on of the transistor in the RDCLI 
(a) Turn-on as soon as <= 0. (b) Tum-on when <= 0 and iLR => 0.
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It would be possible to place the anti-saturation diode in the Baker Clamp in series with 
a switch, Sg£, which could be turned on at an appropriate time. This switch may be left 
open for each transistor in the bridge which will be conducting during the coming cycle. 
During the zero voltage interval these transistors will move rapidly through the dynamic 
saturation region, resulting in low conduction loss. The switches, Sg^, for non 
conducting transistors during the approaching cycle should be turned on with sufficient 
time for the Baker Clamp to take effect In most applications such a sophisticated base 
drive will not be necessary, and a standard Baker Clamp may be used with slightly 
higher losses during conduction of the transistors.
3.2.3 RDCLI Turn-off
Both the storage and the fall times should be minimised in the RDCLI to keep switching 
losses to a minimum. There are two main determinants of the switching times. The 
charge stored in the base while the transistor is on must be removed during the turn-off 
transient, predominantly during the storage time. The more stored charge there is, the 
longer the storage time. If the stored charge is large enough to result in conductivity 
modulation of the highly doped collector region a long fall-time may also occur [77]. 
The second major determinant of switching times is the reverse base current By 
increasing the magnitude of the reverse base current the transistor turn-off time can be 
shortened, although there is a limit to the reduction in losses due to current tail.
The experimental apparatus described in section 2.5 was used to observe the variation in 
the switching response at three different levels of reverse base current. Waveforms of 
collector-emitter voltage, vce, collector current, jc, and instantaneous power, P , versus 
time are shown in Figures 3.4, 3.5, and 3.6. In each case the waveforms start at a 
collector current of 5A when the turn-off signal is received by the base drive.
In Figure 3.4 a peak in the instantaneous power occurs at the end of the storage time.
Most of the energy lost in the switching operation is lost around this time. Since most of
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the losses occur during storage time, any technique which reduces the storage time will 







Figure 3.4 Instantaneous losses vs time for RDCLI switching with reverse base current
of 1.2 A
An increase in reverse base current from 1.2A to 3.0A results in a shorter storage time, 
and a reduction in losses (Figure 3.5). The peak in the instantaneous power dissipation 
is reduced by more than half, and the energy lost in the switching operation is also 
significantly reduced. Current tail is present in this example, although the majority of 
losses still occur during the storage time.
In Figure 3.6 the reverse base current has been increased further, to 4.5A. The peak in 
the instantaneous power loss is even smaller than for the previous case, but the energy 
lost in this case is higher due to the current tail.
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t (u s)
Figure 3.5 Instantaneous losses vs time for RDCLI switching with reverse base current
of 3.0A
t (us)
Figure 3.6 Instantaneous losses vs time for RDCLI switching with reverse base current
of 4.5 A
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In [18] it was recommended that reverse base current be as large as the transistor base 
could carry because reverse breakdown and current crowding are not a problem under 
zero voltage switching. However, in making this recommendation current tail was 
neglected. As reverse base current increases, the magnitude of the current at the 
beginning of the tail increases, and the losses during the tail become higher. Eventually 
there will come a point where the increase in tail time losses will outweigh the 
reduction in storage time losses. This represents a point of minimum switching losses 
shown in Figure 3.7 as point A.
Reverse base current (A)
Figure 3.7 Energy loss per switching cycle vs reverse base current
It was noted above that base drives in conventional switching topologies often include 
base current shaping during the storage time so that a quick fall-time can be obtained 
without current tail. This relies on negligible losses occurring during the storage time. 
Switching in the RDCLI circuit results in losses during the storage time. Although 
losses also occur during the current tail, a minimum in the losses occurs with some 
current tail present.
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3.3 Evaluation of Switching Losses in the RDCLI
Methods for estimating switching losses are important in the design stage when 
deciding on device size, snubber circuits, and heat sinking. Where power BJTs are used 
as the switching device in soft switched circuits, the losses have been approximated by 
assuming they occur only during the current fall time, and that losses during turn-on 
and storage time are negligible [15], [79]. In the previous chapter it was shown that the 
switching characteristics of power BJTs in a RDCLI are different from those in a hard 
switched environment. In this section existing methods of estimating power BJT 
switching losses are examined, and compared with a new method which allows for the 
collector current to fall during storage time.
The switching losses in the RDCLI occur predominantly during turn-off. Tum-on in the 
RDCLI should occur only when the voltage is zero, or when the antiparallel diode is 
conducting, and the voltage is small and negative. In either case, the tum-on losses may 
be neglected. The switching losses during turn-off have been calculated previously 
using several different methods. Previous investigations of power BJT switching losses 
in soft switched inverters have modelled the fall-time as a linear fall in collector 
current, and neglected all other switching loss mechanisms [15], [79]. During fall time 
the collector current (or anode current) of devices such as the GTO and the MCT 
exhibit current tail in a similar fashion to the power BJT. Models used to characterise 
the MCT during turn-off in RDCLI circuits have included linear fall and tail times, and 
linear fall time and exponential tail time [26]. In this section the power BJT losses are 
calculated by modelling the collector current waveform during storage time by a linear
fall with low — . The fall time is modelled at first by an instantaneous fall to zero but as 
dt
the magnitude of the reverse base current increases, losses due to current tail become 
important and must be incorporated in the model. The results are compared with those 
of [15] showing improved accuracy using the new model.
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33 .1  Fall Time Loss Model
The model of the collector current waveform during turn-off used in [15] and [79] is 
illustrated in Figure 3.8(a). The inductor current is assumed to be constant during the 
switching transient resulting in turn-off energy losses given by equation (3.1).
I  2t 7 E = -* -L  
ft 24 C.
(3.1)
In this equation tf may be defined either in the classical manner (time for current to fall 
from 90% of its initial value to 10% of its initial value) or as in [18] (time for which 
quick change in current lasts).
3.3.2 Storage Time Loss Model
From the description of charge storage in Chapter 2 it is clear that a more representative 
model of the transistor switching characteristic is that shown in Figure 3.8(b). In this
case collector current falls with constant — during storage time, and falls
dt
instantaneously to zero during fall time. Losses have been neglected during fall time 
because both high voltage and high current exist for a much longer time during storage 
time than during fall time. If the inductor current is assumed to be changing dependent 
on circuit conditions, and the value of collector-emitter voltage at the time of base 
current reversal is vce(ti), the turn-off energy losses for the waveform of Figure 3.8(b) 
can be calculated using equation (3.2) [70].
E« = \ Vs ~ L* J t I . t ’+ t— — ~ {— + — 4-isin  ® '+ —“ (l -  cos CD/)2 dt yts>R CD, d t) c o / dt
+v„(0
( ,  , t '2 d i}  
'  2 dt
(3.2)
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where cô  =
Figure 3.8 Collector current characteristics during turn-off 
(a) Fall time model (b) Storage time model (c) Storage time and current tail model
3.3.3 C urrent Tail Loss Model
Current tail is present in the RDCLI collector current switching characteristic when 
high reverse base current is used. When current tail is present it adds significantly to the
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switching losses. The collector current characteristic with an exponential current tail is 
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(3.3)
where x is the time constant of the exponential decay in collector current.
3.3.4 Comparison of Models by Loss Calculation
The turn-off switching losses for the experimental prototype described in Chapter 2.5 
have been calculated by multiplying the measured ic(t) by vce(t), and integrating with 
respect to time. The values calculated for Eft, Est, and the experimentally determined 
switching loss, Eexp, are plotted against reverse base current in Figure 3.9. The
parameters Ip, tf; t \  vce(tj) and were found from measurements of the experimental
waveforms. The fall time, t f  was calculated using the time from 90%-10% of Ip, as this 
gave the most accurate result for Eft.
Clearly the new estimate of losses, £#, (equation (3.2)), offers a better approximation to 
the losses under RDCLI operation than that used previously, Eft, (equation (3.1)), 














Reverse base current (A)
Figure 3.9 Estimated and experimental losses vs reverse base current
Values of ij, T, vcr(î2), and
dv,CR
dt
were measured from the experimental results, and
substituted in equation (3.3) to calculate the loss during current tail, Ect. This loss was 
added to Est and plotted in Figure 3.9, yielding very close results to the experimentally 
measured loss. Although this method gives very accurate results the collector current 
waveform must be known in order to calculate the losses.
3.4 Summary
The characteristics of the base drive for power BJTs in zero voltage switched inverters 
have been examined. The tum-on of the transistor may be initiated while the anti­
parallel diode is conducting, with charge injected into the base being stored in the 
lightly doped region of the collector. This overcomes dynamic saturation characteristics 
in the transistor. Previously established methods for reducing losses during turn-off 
have also been investigated and in some cases were found to perform poorly in the 
RDCLI. A significant proportion of the switching losses occurs during storage time and
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base drive switching loss reduction schemes which focus only on losses during fall-time 
are inappropriate for the RDCLI.
The switching losses in RDCLIs were also investigated in this chapter. A method for 
estimating the losses has been presented and used to predict the losses in an 
experimental system. The new method has provided a significant improvement in 





The resonant DC link inverter and the actively clamped resonant DC link inverter are 
both complex systems with many performance trade-offs. To understand these trade­
offs and create a suitable control strategy a thorough analysis of each system is 
necessary. Previous analyses of these inverters have emphasised the solution of the 
differential equations to establish the response of system variables as a function of time
[11]. However, the nature of these inverters invite the exploration of graphical methods 
of analysis.
The most common form of graphical representation of power electronic circuits is the 
waveforms of circuit variables versus time. Two other graphical aids to the analysis of 
circuit performance which have been used previously on power electronics circuits and 
which will be applied here are the state plane diagram and the transition mapping 
diagram.
The state plane diagram provides a method for observing the relationship between two 
state variables. This technique has been used as an analysis tool for both the series 
resonant and parallel resonant DC-DC converters [9], [10], [80], and [81]. It has also 
been used as a technique for presenting simulation results in the RDCLI [11], and as an 
analysis tool for the RDCLI in [82]. It is described in this chapter, and used to gain 
insight into the behaviour of the RDCLI and ACRLI.
The transition mapping diagram is another useful tool for predicting the behaviour of 
the RDCLI and is particularly suitable for investigating the stability of a discrete 
system [83]. This technique was used in [84] to study the stability of thyristors
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converter systems as the integral gain was varied. The stability of the resonant tank in 
the RDCLI can be predicted using this method because its behaviour is periodic in 
nature ie the voltage returns to zero during every operating cycle. The transition 
mapping diagram is used in this chapter to examine the stability of the RDCLI and to 
determine the conditions for stability. It also provides an illustration of the problem of 
stability in the ACRLI.
4.2 State Plane Analysis
State plane analysis is a graphical technique for presenting the performance of a system 
with two state variables by plotting one state variable against another on a Cartesian 
plane.
The construction of the state plane diagram for both the RDCLI and the ACRLI is 
simplified by making the following assumptions:
a) All passive components are ideal.
b) The voltage drop across conducting switches is zero.
c) Switch turn-on time and turn-off time is zero.
d) The load dynamics are sufficiently long that the load may be modelled by a 
current source.
4.2.1 RDCLI State Plane
The RDCLI circuit of Figure 1.1 is shown in simplified form in Figure 4.1. The 
inverter bridge and load have been replaced by a current source representing inverter 
current, iinv, and an ideal switch, S\. The inverter current depends on the state of the 
inverter switches and the magnitude of the current in each phase. Inverter current may 
be assumed constant during a voltage pulse because the load inductance is large and
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Figure 4.1 Simplified circuit diagram of the resonant DC link inverter
The state variables for the RDCLI are the capacitor voltage, vcr, and the inductor 
current, iiR. The equations of these variables with respect to time during the two modes 
discussed in section 1.3 are given in equations (4.1) - (4.4).
Mode 1 Equations
vctW = 0 (4.1)
(4.2)
Mode 1 ends at t = tj.
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Mode 2 Equations
VCR W = Vs -  Vs cos[co, (t -  tj )] + (/„  (i, ) -  Q z r sin [co* (f -  r, )] (4.3)
lLR(0  = (‘u t M -  L ) cos[ms ( f -  )] + sin [co, - ) ]  ■+ i„ (4.4)
where the natural frequency of the resonant tank, co*, and the characteristic impedance 
of the resonant tank, ZR, are given in equations (4.5) and (4.6).
(4.5)
(4.6)
The state plane for the RDCLI is shown in Figure 4.2, where ijj?(i)Zr is plotted as the 
abscissa and vcr(t) is plotted as the ordinate. The normalisation of ¿lr(t) is performed 
in order to create a circular locus around the point (hnvZRyVs) during Mode 2.
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The locus shown in Figure 4.2 may be traced over a cycle starting from the point t = 0. 
During Mode 1 the locus is a horizontal line where voltage is zero, and current is rising. 
At tj the circuit moves into Mode 2 and the locus is a circular trajectory with radius 
depending on the difference between inductor current and inverter current at the turn­
off instant. During Mode 2 the state plane diagram is symmetrical about x  = iinv^R-
The state plane can be used to display some interesting behaviour of the RDCLL
A. Inclusion of resistance
If resistance is included in the model of circuit components, the state plane diagram 
would spiral towards the point (iinvZR,Vs) as shown in exaggerated form in Figure 
4.3(a).
If the current is large enough when switch Si is opened at i;, the voltage will still return 
to zero at the end of a cycle as shown in Figure 4.3(b).
Actual reduction in the radius of the spiral in consecutive cycles is less than 6% for the 
3.3kW experimental circuit developed for this project, equivalent to a quality factor, Q, 
for the circuit of approximately 70. The small reduction in radius due to resistance may 
be neglected when creating the state plane diagram.
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(b)
Figure 4.3 RDCLI state plane diagram including (a) Resistance and (b) Resistance and
non-zero switch conduction time
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B. Stability
In [13] the RDCLI bus oscillations are created by closing the switch, Si, for a constant 
time each cycle. This may lead to stable operation (shown in Figure 4.4) if the switch 
conduction time is chosen appropriately. Otherwise, the response is a stable limit cycle 
shown in Figure 2 of [13] and repeated here in Figure 4.5(a). The stable limit cycle is 
represented on the state plane in Figure 4.5(b).
A better approach to the control of the resonant link is to close the switch when the 
voltage returns to zero and to open it when the inductor current is larger than the 
inverter current by enough to supply losses during the following voltage pulse.




Figure 4.5 (a) Voltage vs time showing stable limit cycle (similar to Figure 2 in [13]) 
(b) State plane diagram illustrating stable limit cycle when constant switch conduction
time is used
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C. Change in load
In the above examples the inverter current, ¡¡nv, has been assumed constant from cycle 
to cycle. The behaviour of the RDCLI can also be analysed under transient load 
conditions using the state plane. Unlike hard switched inverters, where the presence of 
large step changes in the inverter current due to changes in the state of the switches 
does not significantly affect system performance, changes in i,*rtV may have a large 
effect on the resonant tank in the RDCLI.
The operation of a single phase bridge load (shown in Figure 4.6) can cause step 
changes in ¿¡nv in the process of controlling the phase current. The four transistor/diode 
pairs forming the bridge were represented by Si in Figure 4.1. The closure of Si is 
equivalent to the tum-on of all the transistor/diode pairs, whereas the opening of Si is 
equivalent to the turn-off of one transistor in each leg of the bridge.
Figure 4.6 RDCLI with single phase bridge load
The inverter current, qnv, drawn from the tank circuit during the cycle depends on the 
phase current, iphase* and die state of the switches, as listed in Table 4.1. The direction 
of the power flow for positive phase current is also shown in Table 4.1. It is not until 
one transistor in each leg of the inverter turns off that the voltage polarity and the 
inverter current for the coming cycle are determined.
77
Polarity of Transistors on l in v Power Flow for
Voltage on Load During Cycle Positive iB h a s t
+ Ql & Q2 l nhase +
0 Q1&Q3 or Q2&Q4 0 0
- Q 3& Q 4 ■ ip h a se -
Table 4.1 Inverter current under different switching patterns
In order to observe the effect of step changes in ¡¡nv on the state plane consider the 
following transition in the switch configuration from one cycle to the next where iphase 
is positive:
Cycle 1: Q1 and Q3 closed i/nv = 0
Cycle 2: Q1 and Q2 closed ij/iv = iphase
The state plane locus is shown in Figure 4.7(a), where the first cycle is shown in bold. 
The magnitude of the radius of the circle is essentially the same for both cycles.
If the above example is reconsidered with the inverter switching sequence reversed (ie 
Q1 and Q2 on in cycle 1 and Q1 and Q3 on in cycle 2), the state plane diagram of 
Figure 4.7(b) results.
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Figure 4.7 RDCLI state plane diagram showing (a) Step increase from one cycle to the 
next (b) Step decrease from one cycle to the next
The first cycle is again shown in bold. The second cycle begins with inductor current 
significantly greater than inverter current for the coming cycle. In [35] additional 
circuitry is provided so that inductor current can be reduced during the zero voltage 
interval. However, the RDCLI topology offers no method for reducing inductor current
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during the zero voltage interval. The radius of the trajectory for the second cycle is 
consequently considerably larger than for the first cycle. The resulting peak voltage is 
observed from the state plane to be approximately 50% higher than necessary for the 
stable operation of the first cycle, and when the capacitor voltage returns to zero the 
inductor current is also large. This example illustrates the need to clamp the resonant 
capacitor voltage. If the inverter current changes from +iphase to -¡phase in consecutive 
pulses, the voltage and current stresses are even greater.
D. Load current variation during a cycle
During a cycle the current in the load changes. Figure 4.8 shows the state plane 
diagram for the RDCLI operating with a load of 4mH in series with 1£2. During a pulse 
the current, /¿nv, increases from 0A to 1.3A. Although this is a disturbance to the 
circuit, it is sufficiently small that the load may be represented as a constant current 
source.
1LR
Figure 4.8 State plane diagram of RDCLI with L-R load, starting from (0,0)
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4.2.2 ACRLI State Plane
The actively clamped resonant DC link inverter circuit can be simplified in a similar 
manner to the RDCLI, as shown in Figure 4.9.
The state variables of interest in the ACRLI are the resonant capacitor voltage, vcr, and 
the inductor current, im , just as for the RDCLI. Although the clamp capacitor, Cc, 
might appear to introduce a third state variable, the only time its voltage changes is 
during Mode 3 (refer to Chapter 1.4 for a discussion of the modes of operation of the 
ACRLI) when its voltage may be found using equation (4.7). Because Vs is constant 
the state of the circuit may be represented by the variation of vcr and im  alone.
vcc = v cr ~ Vs (4.7)
A. Steady-state behaviour
The state plane locus for the steady-state operation of the ACRLI in which the inverter 
current is constant is shown in Figure 4.10. Two diagrams are needed to represent the 




Figure 4.10 ACRLI state plane diagram illustrating steady state operation (a) x-axis 
normalised by Zr  (b) x-axis normalised by Zq
In Figure 4.10(a) ilrZr is plotted as the abscissa and vqr is plotted as the ordinate in
order to create a circular locus around the point (iinv^Ry^S) during Modes 2 and 4. In
Figure 4.10(b) il r Z c  is plotted as the abscissa resulting in a circular locus during Mode
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3 around the point (iinvZC’Vs)- The characteristic impedance of the tank circuit when 
the clamp switch is closed, Zc, and the natural frequency, coc, are given in equations 
(4.8) and (4.9).
- f e  <4!)
“ C “ ^L s (Ci + Cc ) {4'9)
The locus shown in Figure 4.10(a) may be traced over a cycle starting from the point t 
= 0. During Mode 1 the locus is a horizontal line where voltage is zero, and current is 
rising. At time tj the circuit moves into Mode 2 and the locus is a circular trajectory 
with radius, rj, depending on the difference between inductor current and inverter 
current at the turn-off instant. At time t2 the circuit enters Mode 3 and the locus is an 
ellipse. For steady-state operation the state plane diagram is symmetrical about x  = 
i/rtVZ/?, thus determining the turn-off instant (ij) of Sc, and ensuring that r2 = r j . 
During Mode 4 the locus is circular, returning to zero voltage at the end of the cycle
t o ) .
The locus shown in Figure 4.10(b) may be traced similarly, illustrating an elliptical 
path during Modes 2 and 4, and a circular path during Mode 3.
B. Dynamic behaviour
The single phase bridge is again considered as the load, this time for the ACRLI. The 
state plane diagram with a step increase in inverter current is shown in Figure 4.11.
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Figure 4.11 ACRLI state plane diagram showing behaviour for step increase in inverter
current
The locus for the first cycle is shown in bold, and starts and finishes at the point (0,0). 
In the second cycle the antiparallel diodes in Q1 - Q4 prevent the circuit from leaving 
Mode 1 until the inductor current is greater than the inverter current. During Modes 2, 
3, and 4 the locus of the second cycle appears identical to the first cycle, except that it 
has moved to the right along the x-axis. The change in inverter current occurs without 
disturbing the clamp.
If the inverter switching sequence is reversed (ie the inverter current decreases from 
one cycle to the next), the state plane diagram of Figure 4.12 results.
Operation of the ACRLI during the first cycle is shown in bold, starting from point t = 
0. The voltage returns to zero at the end of the cycle with a current of iphase in 
inductor. During the next cycle inverter current will be zero. No means of reducing the 
inductor current during the zero voltage interval is available, just as for the RDCLI.
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t - °  I 
^hase Zr
Figure 4.12 ACRLI state plane diagram showing behaviour for step decrease in inverter
current
The radius of operation during Mode 2 of cycle 2 is r2 (Figure 4.12) without the use of 
additional components. Excess energy which is present in the inductor at the beginning 
of the cycle transfers to the clamp capacitor resulting in a higher peak in the capacitor 
voltage. Figure 4.12 shows two possible points for the turn-off of switch Sc- Turn-off 
at point A results in switch Sc conducting for the minimum time which will ensure that 
the voltage returns to zero whereas turn-off at point B results in a longer cycle but with 
no net change in clamp voltage. Inductor current for case B is the same in magnitude at 
the end of the second cycle as it was at the beginning of the second cycle, but is of 
opposite polarity.
The above discussion describes the operation of the ACRLI for a change in //nv from 
one cycle to the next of ±iphase> The maximum change in inverter current from one 
cycle to the next is ±2 iphase for the single phase inverter unless additional constraints
are applied by the control system (eg the Pulse Polarity Consistency Rule [85], [86]). 
Consider the case where iinv changes from +iphase in one cycle to -iphase in n ex t 
cycle (Figure 4.13).
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Figure 4.13 ACRLI state plane diagram showing behaviour for step decrease in inverter
current of 2iphase
Operation during the first cycle (shown in bold) proceeds as described previously. 
During the second cycle two possible turn-off times for the clamp switching device are 
shown. Turn-off at point A provides enough current in the inductor at the end of Mode 
3 to ensure that the link voltage will return to zero, but the clamp voltage will be higher 
than desired. While z/nv remains at -iphase> energy cannot be removed from the clamp 
without a larger negative current in Sc at turn-off. If a constraint exists on the 
magnitude of the clamp switching device current at turn off, the reduction in clamp 
voltage must be delayed until j/nv increases to either 0 or biphase- If the switch is turned 
off at point B, the clamp voltage will be the same at the end of the cycle as it was at the 
beginning of the cycle. However, components with significantly larger current ratings 
would be needed because the peak reverse current would be in the vicinity of three 
times the maximum phase current.
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4.3 Transition Mapping Diagram
The transition mapping diagram is a graphical method for investigating the stability of 
a system which can be represented by a finite difference equation (or recurrence 
relationship). The n+l\h  value of the parameter of interest is plotted against the nth 
value on the Cartesian plane. Stability of a system represented in this manner occurs for 
the case in which
a s « —»«> (4.10)
where xn represents the nth value of the parameter of interest.
Two variables which may be investigated using the transition mapping diagram in the 
RDCLI are inductor current when capacitor voltage returns to zero, which may be used 
in determining the control strategy, and peak capacitor voltage, which indicates the 
voltage stress on the switching devices. The behaviour of the clamp capacitor voltage in 
the ACRLI may also be investigated using the transition mapping diagram. The first 
step in creating the transition mapping diagram is to derive the finite difference 
equations.
4.3.1 Finite Difference Equations
The most obvious method of deriving the difference equations for inductor current and 
peak voltage is to use equations (4.1) - (4.4). To find the difference equation for 
inductor current, the time at which the voltage returns to zero would be calculated and 
substituted into equation (4.4). This method is complicated and tedious, and is even 
more cumbersome for establishing the peak voltage difference equation.
A simpler approach is to use the state plane of Figure 4.5(b), repeated in Figure 4.14 
with more detail.
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Figure 4.14 ACRLI state plane diagram showing recurrence relationships
The relationship between the points (iLRnZR,0) and (iLR(ti)ZR,0) is given by equation
(4.2). The relationship between the points (iLRn+lZR,0) and (iLR(ti)ZR,0) can be seen in 
the symmetry of Figure 4.14 and is given in equation (4.11).
iinv ~ ¡LRn+l = L̂R (̂ 1 ) L  (4.11)
Equations (4.11) and (4.2) can be combined to give the finite difference equation (4.12) 
for inductor current:
lLRn+1 = 21 - l LRn (4.12)
The difference equation for the peak voltage can be found in a similar manner. The 
state plane of Figure 4.14 shows the peak voltages for the two cycles. The peak 
capacitor voltage of the first cycle, Vpn, can be related to the inductor current when the 
capacitor voltage returns to zero, iutni by considering the radius, rn, of the first cycle. 
The radius of the second cycle, rn+;, can be found using equation (4.2), and the peak
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voltage for the second cycle can be established from the radius, rn+\. The resulting 
equations can be combined to give the finite difference equation (4.13) describing the 
peak capacitor voltage.
Vstx(ùR ZRi„ (4.13)
The finite difference equation for the clamp capacitor voltage in the ACRLI is also 
derived by considering the state plane representation of variables. The state plane 
diagram in Figure 4.15 represents the circuit when it is not in steady state. The radius 
during Mode 2 is different to the radius during Mode 4 and the clamp voltage at the end 
of the cycle is different from at the start of the cycle. In order to derive the difference 
equations both Figure 4.15(a) and Figure 4.15(b) must be used.
The starting point for the derivation of the clamp voltage difference equation is the 
condition at the end of Mode 1. Inductor current is known 0w ( t l )), and can be used to 
calculate the radius of the arc, rj, traced by the locus in Figure 4.15(a) during Mode 2. 
Since vccn is known, the inductor current at the end of Mode 2, im (t2), may be 
calculated using equation (4.14).
Îlr (h  )
y 2 _v1 VS v CCn 2+i 2LR (4.14)
The location of the point (iLR(t2)Zc>vCCn) ifl Figure 4.15(b) can be described in terms 
of vccn and ¡Lr Ui )- The peak clamp voltage, Vp> and the angle <() can be calculated. If 
the conduction time, tcon, of the clamp switch is known, then the conduction angle, 0, 
and the clamp capacitor voltage at the end of the cycle can also be calculated, and are 
given in equation (4.15) as a difference equation.
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Figure 4.15 ACRLI state plane diagram used for deriving difference equation, (a) x- 
axis normalised by Zr (b) x-axis normalised by Zq
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;CC*+1 -  - ^ V CCn + ( K  +  VCC/« )  ^ 2  C 0 S ®
where





4.3.2 RDCLI Transition Mapping Diagrams
A. Inductor current transition mapping diagram
The difference equation describing the inductor current at the beginning of Mode 1 
from one cycle to the next is given in equation (4.12). Two types of response are 
possible for the inductor current, shown in the transition mapping diagrams in Figure 
4.16.
In Figure 4.16(a), ¿inv and ti are assumed constant. The system will operate somewhere 
on the line given by equation (4.12) and the general response of the circuit is a stable 
limit cycle represented by the points A and C on the square ABCD. The system starts at 
point A with im n+i and im n known. The next point on the graph may be found by 
drawing a horizontal line to meet the iLRn+1 =  ¡LRn line (point B), and then a vertical 
line to meet the system characteristic (point C). This is continued, and the square 
ABCD is obtained. The initial condition for im  determines the size of the square. If the 
system is stable the square will become a single point at the intersection of the lines 
given by equations (4.10) and (4.12).
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LRn
*0*11+1= ^ l ” *LRn
Figure 4.16 Inductor current transition mapping diagram showing 
(a) Stable limit cycle (b) Effect of a change in tj
A stable control system where iLRn+1 = iLRn can only be obtained if iinv is constant. 
Changes in /;nv act as disturbances to the system and require a change in tj. Assuming 
z/nv constant, and using equation (4.12) it can be seen that to obtain stable operation of 
the RDCLI, tj  must be chosen according to equation (4.16).
2ZR r  • ^




In the event that the initial condition for inductor current, iiRn, is other than expected 
the control system should alter t\ according to equation (4.16). The effect of a change 
in tj is shown in Figure 4.16(b), where the system initially traces a rectangle ABCD, 
and kj is used to represent the first two terms in equation (4.12). After suitable change 
to tj, denoted by the new value &2, the system may be represented by a single point E 
indicating stable response.
B. Peak capacitor voltage transition mapping diagram
The peak voltage recurrence relationship given by equation (4.13) is non-linear, making 
it difficult to determine the criteria for stability from the equation alone. Equation 
(4.13) is represented on the transition mapping diagram in Figure 4.17, and shows quite 
clearly the response of the system. The same limit cycle structure as for the inductor 
current occurs if the switch conduction time is not chosen appropriately. The limit 
cycle exhibited by the peak bus voltage in the RDCLI is shown in [13].
Figure 4.17 RDCLI peak capacitor voltage transition mapping diagram
Once again, by appropriate choice of time tj, the limit cycle may be reduced to a single 
stable point of operation.
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4.3.3 ACRLI Transition Mapping Diagram
The recurrence relationship for clamp voltage presented in equation (4.15) is shown on 
the transition mapping diagram of Figure 4.18. In equation (4.15) there are two 
variables which may be used to control the clamp voltage - inductor current, iui(tl)> at 
the instant of turn-off of switch Si, and the time, tcon, for which the clamp switch, Sc, 
is closed. Equation (4.15) may be manipulated to obtain dependencies on other 
variables. There are restrictions placed on the values which im (tj)  and tcon may assume 
due to the circuit and the requirement that voltage return to zero at the end of each 
cycle.
Figure 4.18(a) shows the response of the circuit with iud ti)  set to zero as tcon varies. 
The clamp voltage can only stay constant or be reduced in this case because no extra 
energy is being stored in the tank circuit.
In Figure 4.18(b) the response of the circuit is shown as iLR(ti) varies with tcon 
constant. In this case the clamp voltage may rise, fall, or remain constant This example 
indicates that a greater flexibility in control is obtained by the variation of ilrUi )• 
Although Figure 4.18(b) indicates that a stable control system could be obtained with a 
fixed inductor current at the end of Mode 1, and fixed conduction time, tcon, of switch, 
Sc, high losses would result. By varying both im (tj) and tcon a better control system 





Figure 4.18 ACRLI transition mapping diagram (a) ¡m(tj) = 0, tcon varying
(b) ‘lrOi ) varying, tcon = 17ps
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4.4 Summary
In this chapter graphical analysis techniques for both the RDCLI and ACRLI were 
presented. The state plane diagram was introduced and used to examine the behaviour 
of the resonant tank in the RDCLI under loaded conditions and when resistance is 
present in the tank circuit. Simple geometry applied to the state plane gives the 
variation of with i ^ .  The state plane was also used to illustrate the behaviour of 
the clamp in the ACRLI. The transition mapping diagram is another graphical 
technique which is particularly useful for analysing the stability of a circuit with 
discrete behaviour such as the RDCLI and ACRLI. It is generated from a recurrence 
relationship or finite difference equation which describes the response of a circuit 
variable from one cycle to the next depending on its initial condition. The recurrence 
relationship can easily be generated from the state plane diagram. The transition 
mapping diagram was used to show the limit cycle in the peak voltage of the RDCLI 
when the tank is excited by driving it at constant frequency. It was also used to show 





The clamp circuit was introduced in the ACRLI as a means of reducing the peak voltage 
stress applied to the switches in the inverter bridge. It is necessary to control the clamp 
capacitor voltage in a manner which will provide a stable system under dynamic 
loading conditions. The ability to change the clamp voltage also provides the possibility 
of reducing it during regeneration when the DC bus voltage rises so that the peak stress 
on the switching devices remains the same.
The change in the clamp capacitor voltage during a cycle is dependent on the net 
transfer of charge into the clamp capacitor during Mode 3 (see Chapter 1 for discussion 
of modes of operation), which in turn is determined by the switching instants of both 
the clamp switch and the inverter bridge switches. The timing of the opening of these 
switches also has implications for the switching frequency and the efficiency of the 
inverter. A delay in the opening of the switches not only causes a reduction in the 
switching frequency, it also results in larger circulating current than is necessary for 
operation of the inverter, leading to extra losses in the inductor and in the switching 
devices and hence reduced efficiency.
In this chapter a novel control strategy is developed for the timing of the opening of the 
switches. This strategy provides stable operation and start-up, reduced losses and hence 
improved efficiency, an increase in average switching frequency and improved dynamic 
regulation of the clamp voltage when compared with previous clamp control strategies.
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5.2 Switch Timing Control Strategy
The control strategy for the timing of the opening of the switches is critical to the stable 
operation of the ACRLI, and is also important for the efficiency of the inverter and the 
average switching frequency.
The original control strategy outlined in [12], had separate objectives for the turn-off of 
the switches. The turn-off instant of Si was controlled, using a P+I controller, to 
regulate the clamp capacitor voltage, while the opening of Sc was controlled to ensure 
that the inductor had at least enough energy to return the DC link voltage to zero.
This strategy was modified in [86] so that Si need not be on at all during a resonant 
cycle. This was accompanied by regulation of the clamp voltage by the opening of Sc, 
above some m in im u m  time, in a manner that ensured that the energy stored in the clamp 
capacitor while the diode was conducting was removed while the transistor was 
conducting. This method relied on a separate power supply for the clamp.
In [16] the clamp voltage was regulated without an additional power supply by turn-off 
control of the clamp device. Si was turned on for a constant time (including diode 
conduction time) each cycle, sufficient to replace energy lost from the circuit at no load. 
For currents above no load, the step decrease in inverter current due to modulation of 
the load current was used to replace energy lost from the circuit. Start up of the inverter 
required an initial clamp voltage of 20V.
Previous control strategies described in the literature have the primary aim of regulating 
the average clamp voltage. State plane analysis suggests a new control strategy may be 
developed which will result in minimum circulating current, regulation of the clamp 
voltage, and which can react on a cycle by cycle basis [87].
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The switching times may be selected independently of the load current control scheme 
because the current response time is at least an order of magnitude greater than the time 
for one cycle of the tank circuit. Selection of suitable switching states is used to control 
the current in the load of the ACRLI and is synchronised with the zero voltage time of 
the main bus. The switch-on instants of both Si and Sc are uncontrolled due to the 
antiparallel diodes whereas the turn-off instants of both Si and Sc are available for 
maintaining control of the resonant link and for either minimising losses or clamp 
voltage regulation.
5.2.1 Minimisation of Losses
The losses which occur in the resonant link inverter are difficult to evaluate 
theoretically [15], [70], [17]. Major contributions to losses come from:
1) i2R losses in the resonant components (particularly the inductor).
2) Device switching losses [18], [70].
3) Device conduction losses.
In each case losses increase with current. In order to keep circulating currents and hence 
losses to a m in im u m , the switches should be closed for the minimum time sufficient to 
ensure the continuation of the cycle. This also results in a reduction of the cycle time 
with the benefit of a higher average switching frequency.
5.2.2 Clamp Voltage Regulation
The clamp voltage control strategy depends on whether the clamp voltage is to be raised 
or lowered. The following analysis is made under the assumption that the inverter 
current is zero. The possibility of non-zero current is considered after the equations 
describing the control system have been derived.
99
A. Raising the clamp voltage
If the clamp voltage is to be raised, requiring energy to be added to the clamp, the turn­
off instant of Sc is controlled to remove as little energy as possible from the clamp 
(Figure 5.1), with the resonant capacitor voltage returning to zero with zero current in 
the inductor.
From the geometry of Figure 5.1 it can be shown that:
where vcc(t) = vCR( t) -V s during Mode 3, and vcc(r) = vcc(r3) during Modes 4, 1, and
2 .
The clamp voltage vcc (O) may be replaced by the clamp voltage reference, vcCREF> in 
the formulation of the control strategy. The inductor current necessary at the end of 
Mode 1 to regulate the clamp voltage is
Inductor current at the end of Mode 3 must be just enough to return the resonant
capacitor voltage to zero.
off instant of Si should be controlled to occur when enough energy is stored in the tank 
inductor to supply circuit losses, and to alter the clamp voltage as desired. The switch
(5.1)
(5.2)
for VcCREF ^  ^cc(^o)
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LR^C
Figure 5.1 A C R L I state plane diagram  show ing controlled increase in  clam p voltage 
with x-axis m ultiplied by (a) Z r  and (b) Z q .
ilr (h ) ~ 1
% - ^ c c W  iut2(h)Zc2
7 2 7 2 7 2 (5 .3)
The first term under the square root in  equation (5 .3 ) ensures that the capacitor voltage 
w ill return to zero if  there is  no additional energy stored in  the clam p by the operation
lOl
o f the c irc u it during the first two modes. The second term reduces the magnitude o f the 
in d uctor current at the end o f M ode 3 dependent on inductor current at the end of Mode 
1.
T h is is  illustrated in  F ig u re 5.2. The point A c  represents the sw itch o ff instant for the 
clam p transistor at a current o f i j j iA  in  the case where no additional energy is stored in 
the clam p during the cycle. The point B e  represents the sw itch o ff instant o f the clamp 
sw itch w here additional energy stored in  the inductor during M ode 1 (point B j) results 
in  an increase in  the clam p voltage. A  sm aller inductor current ( i j j i s )  is  sufficient to 
return the resonant capacitor voltage to zero.
F ig u re 5.2 A C R L I state plane diagram  showing different inductor current at sw itch off 
o f S c  due to inductor current at sw itch o ff o f Sj.
B. Lowering the clamp voltage
W here the clam p voltage is  to be low ered, energy must be rem oved from  the clam p and 




The turn -off o f SC should occur when there is  enough current in  the resonant inductor 
to rem ove the desired amount o f energy from  the clam p (Figure 5.3).
XLRZC
Figure 5.3 ACRLI state plane diagram showing controlled decrease in clamp voltage
with x-axis multiplied by (a) Zr  and (b) Zq.
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Equations relating the change in clamp voltage to the inductor current can be found as 
before from the geometry of Figure 5.3:
vcc (*3 ) “ vcc (*o)
f  7 2
z*2j
+ Vs2^ T - i ul\ t3)Zc2
where Vs > v cc(t0).
(5.5)
If vcc(t3) is  again replaced by the clamp voltage reference, vccREF, the inductor 





V 2 - v  ' vs vcc (to ) (5.6)
f°r V CCREF < VCc(^o)
In this case inductor current at the end of Mode 1 is zero and need not be compensated 
for in equation (5.6).
C. Effect of non zero inverter current
The presence of non-zero inverter current causes the inductor current to be offset from 
zero. The inverter current may simply be added directly to the currents at which switch 
off of Sj and occur (in equations (5.2) and (5.3), or in equations (5.5) and (5.6)).
5.2.3 Choice of Control Strategy
Large step changes in ¡¡nv may make it possible to satisfy only one of the above control 
requirements. For a step increase in i[nv, there is no conflict of interest between the two 
control schemes - both minimisation of losses and clamp voltage regulation can be
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achieved. F o r a step decrease in  i inv two responses are possible, indicated in Figures 
4.11 and 4 .12  in  the previous chapter. In  both diagram s point A  represents the selection 
o f a sw itch -o ff tim e to m inim ise losses whereas point B  represents the selection of a 
sw itch -off tim e to keep clam p voltage constant.
In  most applications point A  w ill be the preferable choice because it m inim ises the 
cycle tim e and the circu latin g  current, and hence leads to higher efficiency. In  circuits 
where the bus voltage is  clam ped to a voltage close to the device rating, it may be 
necessary to m ake clam p voltage regulation the highest p riority.
5.3 Implementation and Experimental Results
The A C R L I test c ircu it shown in Figure 5.4 provides the ab ility to observe control 
system perform ance w ith step changes in  the inverter current o f ±iphase> The D C  supply 
is  obtained by re ctify in g  and filtering a 3-phase A C  supply. The pow er transistors are 
50 A , 1000V  F u ji trip le D arlington's (2D I50D -100). The resonant frequency o f Lr and 
Cr  is  36kH z.
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The control strategy formulated in section 5.2 (equations (5.2), (5.3), (5.5), and (5.6)) 
was implemented using an AT&T DSP32C digital signal processing (DSP) chip. The 
block diagram of the hardware is given in Appendix D. The system was tested initially 
under no load, allowing clamp voltage regulation and minimum losses. The clamp 
voltage was found to exhibit a stable limit cycle. This can be explained with the aid of 
the simulated results illustrated in the transition mapping diagram of Figure 5.5.
The response of the system is shown in Figure 5.5 with the switches actually opening 
with 40% higher inductor current than that determined by the control system. This 
overcurrent may be due to storage time in the power switching devices. The responses 
for two different initial conditions are shown. If the clamp voltage is close to the 
reference voltage (140V) it follows a trajectory similar to that represented in Figure 
5.5(a), until it enters a stable limit cycle. If the clamp voltage is further from the 
reference than the limit cycle it traces a trajectory similar to that shown in Figure 5.5(b) 
until it enters the same limit cycle. In both cases the clamp voltage enters a stable limit 
cycle due to the overshoot in the inductor current.
Figure 5.6 shows the characteristic curve for a range of errors in the inductor current 
when switching from a system with 20% overshoot to a system with 20% undershoot in 
the inductor current. If the system has an overshoot it will enter a stable limit cycle. If 
the system exhibits undershoot the clamp voltage will approach the reference with an 
exponentially decreasing error. Although a system with undershoot is not ideal, it is 







Figure 5.5 Transition mapping diagram illustrating stable limit cycle due to power 












100 120 140 160 180 200
vCCn
Fig ure 5.6 Transition m apping diagram  system response where the desired inductor 
current at the instant o f sw itching is m ultiplied by a factor, g .
In  order to rem ove this stable lim it cycle, storage time compensation was included in 
the algorithm  fo r calculating the inductor currents at w hich the switches are opened.
A. Storage time compensation
A n  im provem ent to the system response can be obtained by m odifying the current 
references to compensate fo r the effect o f storage time in a sim ilar manner to that of 
[20] and [14]. D uring storage time the collector current w ill continue to increase 
resulting in  higher inductor current at turn-off than desired [20]. Since storage time is 
approxim ately lin e arly  dependent on collector current where a B aker clam p is used 




¿ACT is the actual current at switch off.
iREF is the current at which switching is initiated.
a i  is the constant of proportionality between storage time and collector current 
V  is the voltage resulting in the change in inductor current, and may be either Vs 
(for the main transistor), or v c c  (for the clamp transistor).
The term —  represents the change in current during storage time and is voltage
dependent. As the controller calculates the actual current, IacT' required to cause the 
desired change in clamp voltage, equation (5.6) must be rearranged in order to obtain 
the reference value to initiate switching (/r e f )• The DSP32C allows single instruction 






Although this method does not take into account any redistribution of current in the 
switches while they are all on, it provides significant improvements in control accuracy 
when compared with a system which excludes storage time compensation altogether.
B. Quantisation
Quantisation restricts the accuracy with which the clamp voltage may be measured. For 
a clamp reference of 115V, and a feedback less than the reference and as close as the 
quantisation will allow (112.1V with a resolution of 2.95V) the inductor current at the 
end of Mode 1 to correct the error is 6.2A. The clamp voltage may be higher than 115V 
without the analogue-to-digital converter output changing, in which case the inductor 
current will result in an increase in clamp voltage to over 117.8V. In the following 
cycle the control system will respond by acting to decrease the clamp voltage, resulting 
in "hunting". This can be removed by including a deadband around the clamp voltage.
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Experimental waveforms of clamp voltage and switch Si current are shown in Figure 






Figure 5.7 Experimental rise in clamp voltage (a) Clamp voltage and switch Sj current
vs time (b) State plane diagram
1 1 0
The amount of energy added to the clamp with minimum conduction time of switch Si 
is less than the amount of energy removed from the circuit through losses and by the 
switching time of Sc, so that over several pulses the clamp voltage falls until it is 
outside the deadband, at which time the control system reacts to correct the clamp 
voltage, shown as a current pulse in Si, and a sharp rise in voltage in Figure 5.7(a). The 
state plane diagram showing vqr vs im  for the increase in clamp voltage during the 
first two cycles of Figure 5.7(a) is shown in Figure 5.7(b).
C. Start-up
System performance under start-up (shown in Figure 5.8) is robust, and is accomplished 
using the same strategy as for normal operation. Start-up in the system reported in [16] 
required an initial voltage on the clamp capacitor of 20V, however, start-up from 0V is 
possible using the new DSP based controller. The complex clamp topology of [37] was 
introduced to avoid the need for a clamp bias voltage on start up. This is not necessary 
using the DSP based controller.
Ideally only one cycle would be necessary for the clamp voltage to reach the reference 
assuming the control system was tuned properly. However, in a practical system there 
are limits on the magnitude of the current available for correcting the clamp voltage. In 
Figure 5.8(b) the limit on is 5A, but storage time allows the current to rise to a
peak of 7A before turn-off occurs.
D. Step changes in inverter current
The problem of step changes in iinv requires a choice to be made between one of two 
strategies - loss minimisation or clamp voltage control. In this controller a large positive 
deadband is set on the clamp error so that the clamp feedback must be much larger than 
the clamp reference before the turn-off time of Sq is adjusted. This means that loss 
minimisation receives highest priority (switching of Sc corresponds to point A in 
Figures 4.11 and 4.12), provided the clamp voltage is not close to an absolute limit. If
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Figure 5.8 Start-up of the ACRLI (a) Clamp voltage (b) Detail of start-up including
clamp voltage and Sj current
1 1 2
The algorithm used for controlling the clamp, including storage time compensation, 
deadbands and current limits is shown in Appendix E. Experimental results for the 
system including load are shown in Figure 5.9.
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Figure 5.9 Clamp voltage control in the presence of load modulation 
(a )  VCC> 'phase v s  1 (W  ¡phase’ VCR v s  1
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The load current is regulated at approximately 15A. When the load current falls below 
14.2A the control system applies a voltage pulse to the load by closing Q2 instead of Q1 
during a cycle (see Figure 5.4). Load current increases during the cycle to 15.6A. In the 
next cycle Q1 conducts, resulting in a drop in inverter current, qnv, from 15.6A to zero. 
This large step decrease in ¿¡nv results in a large increase in clamp voltage (see Figure 
5.9(b)). For the following 250}is the controller acts to reduce the clamp voltage, but 
due to the limits on inductor current this occurs slowly. After 250}! s the clamp voltage 
is within the 16V deadband of the clamp reference and the clamp voltage decays due to 
the natural action of the circuit without any further attempt to reduce the voltage.
5.4 Summary
In this chapter a new technique for achieving clamp voltage regulation has been 
developed using state plane analysis. Equations describing the operation of the ACRLI 
were derived and used to determine the timing of the turn-off of switches. The resulting 
controller is very robust and may be set up to give either very stable clamp voltage or to 
minimise losses. Start-up is achieved without additional circuitry and uses the same 
algorithm as for normal operation. A DSP is used to implement the control strategy due 
to the 30kHz average switching frequency.
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CHAPTER 6
APPLICATION OF AN ACRLI TO A HIGH 
PERFORMANCE SERVO DRIVE
6.1 Introduction
High performance servo drives are used in applications such as robotics and machine 
tools where fast dynamic response is required. The ACRLI appears to be suitable for 
use in such a drive because of its high switching frequency, and hence high torque 
control bandwidth. A suitable motor for use in this drive is the axial flux servo motor 
which has recently been shown to be capable of significantly faster dynamics than 
conventional servo motors with comparable outputs [88]. It is a synchronous motor 
with neodymium iron boron magnets on the rotor, which is sandwiched between two 
stators (Figure 6.1). The features of this motor that allow the improved performance are 
summarised below.
1. A two phase winding is used with each stator carrying the winding of one phase 
only. With this arrangement, the end turns of one phase do not interfere with the 
end turns of the other. This allows a high number of poles to be wound in the 
machine and, at the same time, allows quite deep rotor slots, and high current 
loading.
2. There are sixteen poles on the machine. Since the mmf produced by a winding is 
inversely proportional to the number of poles, this very high pole number results 
in relatively low demagnetising mmf, even with high current loading. The high 
pole number also results in low winding inductance. 3
3. Because of the low stator mmf, it has been possible to use quite thin magnets 
(3.4mm) on the rotor, reducing the moment of inertia.
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This design has produced a motor with an exceptionally high torque to inertia ratio. A 
conventional cylindrical servo drive of similar torque and power ratings can accelerate 
at 37,500rad/s2 [89] compared with the theoretical capability of accelerating at 
70,000rad/s2 for the axial flux motor [88].
There are two factors which restrict the performance of the available motor from 
achieving the servo drive performance predicted from design data in [88].
(a) The inertia of the rotor as designed was 263* 10-6 kg m2. In the version of the 
machine which was used in the experimental tests the moment of inertia of the 
rotor was 359*1O'6 kg m2 due to a larger outer ring on the rotor than designed. 
This will reduce its acceleration by approximately 50% (Inertia« r 4).
(b) Figure 6.2 (taken from [90]) illustrates the maximum torque vs current space 
phasor relationship. Maximum torque is developed when the current space phasor 
is in quadrature with the rotor MMF. The inverter was designed to produce a 
maximum of 5 times rated continuous motor current, which corresponds to a 
current space phasor of 16.5A magnitude, or 11.6A per phase. As shown in Figure
1 1 6
6.2 the torque developed at this current is 8Nm, rather than 18Nm (with a current 
space phasor of 70A) which is achievable in the motor without demagnetising the 
magnets.
Figure 6.2 Maximum torque vs current space phasor magnitude in the axial flux motor
Given these constraints the maximum acceleration of the motor tested with the ACRLI 
may be calculated:
A = dto = T = -----§— —• = 22 * 103 rad  /  s 2 (6.1)
dtJ 359* 10“6
The acceleration of the motor with design values for inertia of 263*10*6 kg m2, and 
producing 18Nm torque would be over 70,000rad/s2.
6.2 The Current Control System
There are two special features of the servo drive which affect the choice of control 
strategy - the number of phases, and the use of an ACRLI.
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6.2.1 Phase Num ber
The two phase motor is wound with windings separated by 90 degrees electrical. Three 
possible switch topologies and the voltage vectors for each topology are shown in 
Figures 6.3, 6.4, and 6.5.
In the first case shown in Figure 6.3(a) the inverter output bridge has two legs, and the 
neutral line of the motor is tied to the mid-bus level. The available voltage vectors 




Figure 6.3 T w o leg inverter bridge (a) Circuit diagram (b) Voltage vectors
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In the second case shown in Figure 6.4(a) the inverter output bridge has three legs, with 
the neutral connected to the midpoint of one of the switching legs. An asymmetric 
hexagon is obtained when the tips of the active voltage vectors are joined as shown in 
Figure 6.4(b). The lack of voltage vectors on the missing diagonal occurs because of the 
neutral connection. If a positive polarity pulse is applied to phase A, switches S1 and S2 
must be closed. If a negative polarity pulse is to be applied simultaneously to phase B 
switches S6 and S5 should be closed. However, S2 and S5 cannot both be closed during 
a pulse because the output would be short circuited, and so the assymetrical hexagon 
occurs.
Figure 6.4 Three leg inverter bridge (a) Circuit diagram (b) Voltage vectors
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In the third case shown in Figure 6.5(a) the inverter output bridge has four legs, 
allowing each phase to receive a voltage pulse of either polarity, or no pulse at all. The 
available voltage vectors shown in Figure 6.5(b) form a square of the same magnitude 




Figure 6.5 Four leg inverter bridge 
(a) Circuit diagram (b) Voltage vectors
Of these three strategies the first wastes available bus voltage, whereas the third doesn t 
significantly improve bus utilisation for the extra two switches it uses. The three leg 
bridge provides good bus utilisation with a reasonable number of switches and was used
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in this inverter. All of these topologies give voltage vector diagrams that are different to 
those usually encountered with a three phase inverter.
6.2.2 ACRLI Current Control Strategy
The use of power circuit topologies in which the switching instants of the 
semiconductor power devices are synchronised with the zero voltage or zero current 
instants of the main bus result in the need for discrete modulation strategies in order to 
control current. There have been several such schemes proposed, ranging from the 
simplest delta modulation scheme, which regulates current without any state feedback 
other than the load currents, to a system with either estimation or measurement of back 
EMF, and full compensation of back EMF.
In the class of delta modulators which have been employed as current controllers for 
resonant link inverters the simplest is the current regulated delta modulator (CRAM) 
[91]. This modulator is equivalent to a hysteresis (bang-bang) modulator with hysteresis 
band width of zero in a hard switched system. One of the 6 active vectors is chosen 
each cycle which causes the current to move towards the setpoint as quickly as possible. 
The zero voltage vector is never chosen. This type of system can have an unlimited 
switching frequency in a continuous system. However, in a system such as the ACRLI 
the switching frequency is limited to the frequency of the zero voltage instants. Other 
issues which are important for this modulator are that there is no back EMF 
compensation, and the Pulse Polarity Consistency Rule proposed in [85] is not adhered 
to.
In [86] an optimal delta modulation scheme was described and simulated. The back 
EMF was included in the algorithm for selecting voltage vectors, and any given cost 
function (such as rms current error) could be minimised. The major concern raised in 
[86] for the implementation of the optimal regulator was the difficulty in measuring or 
even estimating the back EMF. A second concern was that at low switching frequency
1 2 1
to output frequency ratios the regulator may exhibit some low order harmonics because 
the regulator does not attempt to match the current exactly to its reference, but aims to 
minimise some cost function. A new regulator was proposed - the adjacent state discrete 
time current regulator (ASR). Like the CRAM this modulator has no state feedback 
other than the current, and hence no estimation of the back EMF is made. It uses the 
same algorithm as the CRAM with the following exceptions:
1. In the event of a +1 to -1 or -1 to +1 transition the ASR selects the zero state.
2. If the zero vector is the current state then the next state will again be the zero 
vector if the current error is within a small circular region around zero.
This system results in improved harmonic performance when compared with the 
CRAM, and was implemented and tested using discrete hardware in [86].
Another investigation of the optimal current controller (referred to as the switch mode 
selection controller) was performed in [92]. Simulation and experimental results were 
presented illustrating the improvement in response obtained when compared with the 
CRAM. The controller was implemented by establishing the existing current error and 
then calculating which of the seven available voltage vectors would result in the 
greatest reduction in the error. Back EMF compensation was not included in this 
controller.
The implementation of this regulator was improved [93] by dividing the vector space 
into seven regions, where the boundaries between the regions represented points 
equidistant from adjacent vectors. The idea of regions is important for two reasons:
1. Unlike the hard switched inverter, the period for which a voltage vector is 
applied in the RDCLI is not part of the control algorithm, but is impressed by the power
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circuit behaviour. For each cycle of the resonant tank only one voltage vector may be 
chosen, and the exact difference between the desired voltage to correct the error and the 
actual voltage which will be applied is unimportant - only the region in which the 
current error vector falls need be known.
2. The algorithm for determining which region the current error vector falls in is 
simpler than the algorithm for determining the distance of the desired voltage vector to 
the seven available vectors, and then determining which vector is closest to the desired 
one.
The two phase current controller implemented in this servo motor drive is similar to the 
three phase current controller described in [93]. The current error vector space is 
divided into regions in Figure 6.6. The available voltage vectors correspond directly to 
seven vectors in the current error vector space representing the change in current which 
occurs during a single cycle if that voltage vector is chosen. The borders of the regions 
are equidistant from the seven possible vectors as shown. In the diagram, "h" equals 
half the change in current which would occur in a phase which receives a voltage pulse.
Unlike the three phase vector space, the region around the zero vector does not need to 
be approximated (for example by a circle) in the two phase system. The algorithm for 
establishing in which region the current error vector falls is given in Appendix F.
This algorithm requires only 3 comparisons to be made to determine in which region 
the current error falls and therefore which vector to apply during the next cycle.
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Back EMF compensation may be included in the controller by considering it as a 
disturbance to the current reference. The magnitude and the phase of the back emf are 
calculated from the speed and position of the rotor. The effect of the back emf during 
the next cycle is calculated and the expected change in current in each phase due to 
back emf is added to the current reference for that phase. The current error in each 
phase can then be calculated and the vector selection algorithm applied.
6.2.3 Current Control Results
The experimental system of the previous chapter was extended to include the current 
controller. The power circuit including the two phase load is shown in Figure 6.7. 
Circuit diagrams of the rest of the hardware are included in Appendix G. The algorithm 
described in Appendix F as well as the link control described in the previous chapter 
were performed using the DSP32C. However, due to hardware limits the current control 
algorithm had to be altered slightly.
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Figure 6.7 ACRLI power circuit with two phase load
The magnitude of large step decreases in the inverter current was limited to just over 
the maximum current which the inverter bridge could draw from the resonant tank. If a 
step decrease in current larger than this was required by the selection of an active 
vector, the zero voltage vector was substituted. At low current levels the controller was 
unaffected.
Experimental results for 3 different magnitudes of current space phasor, were 
obtained with the rotor locked (Figure 6.8). Back EMF is zero making no compensation 
necessary for these tests.
Figure 6.8(a) shows the current response for a current space phasor reference of 
magnitude 5A, and frequency of approximately 250Hz. The size of the limit, K above 













Figure 6.8 Current response of the motor with locked rotor, 250 Hz reference 
(<0 ¡max ~ (^) ^max ~ ^0A (c) i/̂ âx ~
Figure 6.8(b) shows the current response for a current space phasor reference of 
magnitude 10A, and frequency of approximately 250Hz. Phase A exhibits some high 
frequency oscillations around the positive peak. These high frequency oscillations are 
much stronger in phase B in Figure 6.8(c), in which a current space phasor reference of 
15A is used. With the rotor locked, the magnets begin to saturate part of the machine 
corresponding to phase A in Figure 6.8(b) and phase B in Figure 6.8(c). As the current 
in the motor increases, the iron in the motor becomes more saturated. This is evident in 
Figure 6.2 where the variation of torque vs current space phasor magnitude is shown. 
With current space phasor magnitudes above 14A the stator becomes saturated and the 
torque/current ratio falls. As the stator becomes saturated the winding inductance falls 
and the current change for a cycle increases substantially. This causes the current 
control accuracy to fall. A larger value of h may be used to remove these oscillations,
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but at the expense of a greater lag between the current reference and the current 
feedback.
In Figure 6.9 the current in phase A is plotted against the current in phase B using the 
data of Figure 6.8(b). The resulting trajectory is almost circular.
ÌB (A)
Figure 6.9 Current space phasor diagram - experimental results
Figure 6.10 shows the response of the current to a step change in reference. It shows the 




Figure 6.10 Current response to step change in current reference 
(a) iA, iB vs x (b) iA vs iB
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6.3 Servo Motor Dynamic Performance
The important characteristics of a servo drive are the acceleration of the motor and the 
reaction of the system to a load disturbance. The experimental test rig was used to 
measure the acceleration of the motor. The DSP performed the complex control tasks of 
timing the switching of the power transistors, current control as described above, and 
implementing a P+I speed controller. The DSP program listing is given in Appendix H.
Acceleration of the servo motor is shown in Figure 6.11. The current space phasor 
magnitude is limited to 16.5A, equivalent to 8Nm torque. The maximum acceleration is 
21,000rad/s2 and the machine accelerates from Orpm to 1500rpm with a rise time of less 
than 10ms. Deceleration was measured in a similar manner and reached a peak of 
22,000rad/s2. This agrees closely with the acceleration expected (equation (6.1)) based 
on the measured torque developed by the motor at standstill, and the calculated inertia 

























Figure 6.11 Servo motor dynamic performance
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6.4 Summary
This chapter has described a high performance servo drive. The servo motor is a two- 
phase axial-flux permanent-magnet synchronous motor with a very high torque to 
inertia ratio. The actively clamped resonant DC link inverter was used to drive the 
motor. A two phase current control scheme has been investigated and an optimal 
control strategy has been derived. The performance of the current controller was tested 
experimentally. The dynamic response of the drive has also been tested experimentally 
and the motor was found to accelerate at 21,000rad/s2, developing a torque of 
approximately 8Nm. This is within 5% of the highest possible acceleration which may 
be expected from the motor used in the experiment with a current space phasor 
magnitude limit of 16.5A Errors in the calculation of the highest possible acceleration 
may be due to interpolation of the torque vs current space phasor magnitude graph 
(Figure 6.2), and friction in the motor. At full torque and the design inertia the machine 




This thesis has described the development of a two phase actively clamped resonant DC 
link inverter for use in a high performance servo drive.
An investigation of the switching behaviour of power BJTs in zero voltage switching 
applications was performed. A simulation program using a semiconductor physics 
representation of the power BJT was developed, providing insight into the power BJT 
internal physical characteristics during switching at both high and low voltages. 
Simulation and experiment results showed the low voltage switching behaviour to be 
considerably different from hard switching.
Initially an investigation of switching in a chopper was performed in which it was found 
that although the voltage was lower by a factor of 40 in the low voltage tests, the turn­
off switching losses only decreased by a factor of 8. Voltage drop in the resistive region 
of the collector was large enough to support the supply voltage (5V) and hence 
commutate current from the power BJT into the diode while the transistor was still 
operating in quasi-saturation.
The switching response for a RDCLI circuit was also investigated and a similar 
phenomenon occurred. Voltage drop in the resistive region of the collector was large 
enough to commutate current from the power BJT into the resonant capacitor while the 
transistor was still operating in quasi-saturation. As charge was removed from the 
collector the resonant capacitor voltage increased. This means that significant losses 
may occur as stored charge is removed from the collector during the storage time of the 
transistor turn-off transient.
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The switching losses of power BJTs in zero voltage switching circuits were analysed. It 
was found that the switching losses of the power BJT could be reduced by increasing 
reverse base current until current tail was present. It was also found that some of the 
features of conventional base drives such as the Baker Clamp may not be as useful in 
zero voltage switching applications.
Two graphical analysis techniques for the resonant DC link inverter and the actively 
clamped resonant DC link inverter were presented. The state plane diagram was used to 
illustrate the performance of both types of inverter under several different operating 
conditions, providing improved understanding of the behaviour of both the RDCU and 
the ACRLI. It was also used to develop difference equations describing the relationship 
of various parameters from one cycle to the next. These difference equations were 
plotted in the transition mapping diagram, which was used to illustrate stable limit cycle 
behaviour in the RDCLI and was also used to investigate stability in the ACRLI.
A new approach to the control of the clamp voltage in the ACRLI was made. The state 
plane diagram was used to derive equations describing the change in clamp voltage for 
a given level of resonant inductor current at the time the switches were opened. A DSP 
controller was developed to implement the proposed control scheme. The new 
controller provides stable operation and start-up of the inverter without additional 
power supplies.
A high performance servo drive was developed using the ACRLI. The motor was a two 
phase axial flux synchronous motor with very high torque/inertia ratio. An optimal 
discrete modulation strategy for the two phase load was derived and implemented. The 
saturation of the motor at high current levels resulted in some high frequency oscillation 
in the current output. A speed controller was then added and the complete system tested 
to determine its acceleration. The motor accelerated at 21,000 rad/s2, making it a 
competitive alternative to available commercial servo drives.
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The family of zero voltage switching inverters investigated in this thesis provide a 
promising approach to the next generation of power conversion equipment. The low 
switching losses which allow higher switching frequencies and efficiency make it a 
competitive alternative to the conventional PWM voltage source inverter.
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A.1 Base Drive Circuit
The base drive circuit consists of a voltage source, a resistor, and the base-emitter 
junction of the transistor (Figure A.l).
LS
The relevant equations are:
; (A.l)
‘ A
h = f ( vJ  (A'2)
The relationship between ¡b and v;,e in equation (A.2) is given by the numerical solution
of the transistor equations.
150
The Newton-Raphson method is used to simultaneously solve equations (A.l) and 
(A.2). An initial guess, is made at the value vbe- The base current is evaluated for 
each equation and the difference is denoted F(vbeo)- An improvement in the estimate of 
base emitter voltage, vbeh is made using equation (A.3).
'b t  1 = vbt 0 (A.3)
where F ’fvbeO) is the derivative of F(vbe) with respect to v^e. The derivative of equation 
(A.2) is calculated using the Secant method shown in equation (A.4) [94].
f ' ( vb.i) = — — —  (A.4)
-  Vi*0
This calculation is repeated until F(vbe) converges to zero, or until the calculation has 
been repeated a certain number of times without convergence. The number of iterations 
allowed was determined over a series of simulations in which it was found that if the 
solution had not converged within 30 iterations it would never converge. If the solution 
does not converge within 30 iterations, or if it diverges, the magnitude of the time step 
is decreased and the process is restarted from the previous successful calculation in 
time. After each successful calculation with fewer than 70 iterations the time step is 
incremented by 10% allowing a quick solution.
For the base circuit example:




Upon substitution of (A.4), (A.5), (A.6) into (A.3), and rearranging:
V = v -------- ( f y n  Vb+Vb.i)___ /  \
Vbe2 Vbe 1 „  /  • . \  , VVftel VbeOJ
Ri,{h i- lbo) + vb . i - vt«o
(A.7)
Equation (A.7) is used to update each iteration until F(vbe) is sufficiently small.
A.2 Collector Circuit in a Chopper
The Newton-Raphson method can also be used to obtain an equation for updating the 
base-collector voltage. The method for solving the transistor equations simultaneously 
with the collector circuit equations is similar to the method used for solving the base 
circuit described in section A .l. The result is more complex because of a time 
derivative in the collector circuit equation which was not present in the base circuit 
equation.
In the following analysis the load inductor is assumed to be large enough so that it may 
be modelled as a DC current source, Stray inductance in the circuit is modelled by a 
lumped inductance, LSi in series with the diode.
Equations (A.8) and (A.9) may be found from Figure A .l.





By taking the derivative of equation (A.9) with respect to time, and setting dt to be the
known time step, At , used in the calculation, equation (A. 10) may be obtained.
h ~ hprev +  A ic (A. 10)
where
Ai — —c
-yS-V d+V ^-V h:
L.
At (A. 11)
Equation (A. 12) may be evaluated from the transistor equations.
!'c = / ( v ) (A. 12)
The function to be minimised for the collector circuit is given in equation (A. 13).
F (vM ) = / ( vM ) ■- icpr„ + ~ v'  + v* ~ v* ' tMp (A. 13)
Ls
The term iCprev  is the successful solution for collector current at the previous instant in 
time and does not change throughout the iterative calculation of v^c. The time step 
appears explicitly in equation (A. 13) because of the time derivative in the collector 
circuit equation.
Equation (A.3) is used for finding the new value of v^c given in equation (A. 14).
;bc2 ~  Vbcl
As ( A  Kprev )"*"( ^5 ^bc\)^step
As ( A  ~  h o  ) “  *step ( V6cl V6c0 )
(V l  ~  V o ) (A. 14)
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In equation (A. 14) the diode voltage, vj, must be specified. Diode voltage during 
blocking is given in equation (A. 15).
vr f = V i - v 4, + v fc (A. 15)
Forward recovery is neglected. During conduction, diode voltage is given by the 
conduction drop:
vd ~ Von (A. 16)
Diode reverse recovery is modelled using equations (2.16) - (2.19). During Stage 1 the 
diode voltage is the conduction drop and equation (A. 14) may still be used. The end of 
Stage 1 is found by solving equations (2.17) and (2.18) simultaneously. During Stage 2 
the load current and the diode current are both modelled by current sources. The 
collector current is known and the collector base voltage may be calculated using the 
Newton-Raphson method by applying equation (A. 17) iteratively.





A.3 Collector C ircuit in the RDCLI
The Newton-Raphson technique must be applied to the collector circuit in the RDCLI. 
The circuit diagram for the collector circuit is shown in Figure A.2.
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T he equations fo r so lv in g  the R D C L I c irc u it are derived using the same method as for 
the ch opper c irc u it. C urrent flo w in g  into the co llector o f the pow er B JT  can com e from  
either the voltage source and resonant inductor, or from  the resonant capacitor 
(assum ing in verter current is  zero). T h is leads to two sim ultaneous equations describing 
the b eh avio u r o f the co llecto r circu it and two state variab les w ith tim e derivatives. This 
system  o f equations is  sim p lifie d  by assum ing that the voltage across the resonant 
cap acito r rem ains constant during the tim e step. The resonant capacitor voltage is 
updated at the end o f each solution.
T he equations d escrib in g  the c irc u it o f F ig u re A .2  are given in  (A . 18) to (A .2 1 ).
V , = i * % - v * + v ta (A -18)
at
. _  _ r  diu
CR s dt
(A . 19)





By rearranging equations (A.18) to (A.21), equation (A.22) may be found.
40) = icprev K c " VJ 1 1 --- + — 'CR At
Js )
(A.22)
The function to be minimised in order to solve collector circuit equations is given in 
equation (A.23), and the equation for updating the estimate of collector-base voltage is 
given in equation (A.24).
^ cprev ^step ( n « - vJ
i n
\ L r Ls j Lr
I V s  | V CR (A.23)
V bc2 ~  V bcl +




_l_ Yl. + VCR
Lr Ls
( L  ^c0 )  ^step
1 1--- H-----
_v Lr Ls y




POWER BJT SWITCHING SIMULATION
PROGRAM
B .l Power BJT Switching Simulation Program Algorithm
initialise variables and data; 
repeat indefinitely 
{ save variables;
while solution at this time step is not the same twice in a row for both collector 
and base circuit repeat 
{ save vbe, vbc;
while base circuit is unsolved repeat 
{ increment vbe; 
solve transistor equations; 
calculate new vbe increment;
if new vbe increment /  vbe < 0.01 % then base circuit is solved; 
if number of iterations is too high reduce voltage increment and 
restore base circuit conditions;
}
while collector circuit is unsolved repeat 
{ increment vbc; 
solve transistor equations; 
calculate new vbc increment;
if new vbc increment /  vbc < 0.01 % and collector current has 
changed by less than 10 % from previous step then collector 
circuit is solved;
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if number of iterations is too high reduce voltage increment and 
restore collector circuit conditions;
}
if number of iterations combined is too large, reduce time step and 
restore previous values of both base and collector circuits;
if both vbe increment /  vbe < 0.01% and vbc increment /  vbc < 0.01% 
then increment number of times system has been solved at this time step; 
}
update ilr, ver, save data, increment time step if number of iterations was small;
}
B.2 Program  Listing
program physsim;
I *************************************************************
* This Turbo Pascal program perform s a simulation o f the Zero Voltage *
* Switching operation o f a pow er B JT in a resonant DC link circuit. *
*  *
* The simulation uses a one-dim ensional device physics representation o f *
* the BJT and is able to illustrate the following param eters as they vary *








Carrier concentrations (p & n) y [l,i], y[2,i]
Voltage w rt base m idpoint y[3,i]
Hole, electron current jp[i], jn[i]
Hole, electron m obility up[i], un[i]
Recom bination rate u[i]
* Steady state data m ust be generated prior to running this program using
















vcc=200; { M ain supply voltage }
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{ Base supply voltage - negative }
{ - p o s itiv e }
{ Base resistance }
{ Diode conduction voltage }
{ Stray inductance }
lr=100e-6; { Resonant inductance }




n i= 1 .48el6 ; 
eps=1.064e-10;



















k d = l;  
cn e= le26 ; 
cpb=2e23; 
cnb= le21 ; 
cnc= le26 ; 





e re= le-4 ; 
ae=6.35e-7;
type
ann = array [l..n ,l..n ,l..n s+ n m ] o f double; 
a n l  = array [l..n ,l..n s+nm ] o f double;
var
i j,k ,l,d ,s : integer;
graphdriver,graphm ode,errorcode,highm ode,x 1 ,x2: integer; 







vb ep l: double; 
vbeO: double; 





vbep l: double; 
vbcO: double; 
v b c l: double;
{ Vbe value for current transistor t e s t }
{ C urrent increment for Vbe }
{ Change in Vbe between last two successful tim e steps } 
{ Vbe a t end o f  previous time step }
{ Vbe a t end o f solution of base circuit equations }
{ Vbe for 2nd last iteration }
{ V be for last iteration }
{ Vbc value for current transistor t e s t }
{ Current increm ent for Vbc }
{ C hange in Vbc between last two successful tim e steps } 
{ Vbc a t end o f  previous time step }
{ Vbc a t end o f solution o f base circuit equations }
{ Vbc for 2nd last iteration }
{ Vbc for last iteration }
vcr,ilr,vf,vd,vl,k 1 ,t,ic 1 ,icO,icpt,icp,icinc,ib \ tibO,ibp: double; 
denom ,ql,q2,q3,ilrm : double; 
deta,fp,fn,beta,xm ax,xm in.errm in.vbb: double; 
gam l,gam 2,gam 3: double;
djpm ldpn  1 ,djpm 1 dvn 1 ,djnm ldnn  1 ,djnm 1 dvn 1 ,djpm 1 dvn: double; 
djnm ldvn,djpm dpn,djpm dpn 1 ,djpmdvn,djpmdvn 1 ,djnmdnn,djnmdnn 1 : double; 
dip 1 m dvn,dlp2m dvn,dln 1 mdvn,dln2mdvn: extended; 
djnm dvn.djnm dvn 1 ,dundpn,dundnn,djpm 1 dpn,djnm ldnn: double;
lp 14p2dn 1 ,ln2,lp 1 p,lp2p,ln lp jn 2 p : extended;
h ,hd ,x ,dop jp jn ,e ,u ,up ,un ,tp ,po ,no ,vo jpo jno ,uo : array [l..ns+nm ] o f double; 
ym ax,ym in: array [l..n+ 6] o f double;






graphdriver := detect; {Autodetect Graphics C ard}
initgraph(graphdriver, graphm ode, ’C:\DRIVERS'); 
errorcode := graphresult; 
if errorcode <> grok then 
begin
writeln (’G raphics Error: \GraphErrorM sg(Errorcode)); 















x2 := rx l  + tranc(rxm  *(x [i] -xmin)/(xmax-xm in));
i f  (d  = 9) or (d  = 2) then
begin
if  yl < le -3 0  then yl := le-20;




y2 := ry l  + rym  - tnm c(rym *(yl-yin)/(yax-yin)); 
end;
setcolor(d); 
line (x l,y l,x 2 ,y 2 );








x l  := rx l;
y p [ l]  := ry l  + rym - tranc(rym *O n(y[l,l])-ln(ym in[l]))/(ln(ym ax[l])-ln(ym in[l])));
yp[2] := ry l  + rym - trunc(rym *(ln(y[2,l])-ln(ym in[2]))/(ln(ym ax[2])-ln(ym in[2])));
yp[3] := ry l  + rym  - trunc(rym *(y[3,l]-ym in[3])/(ym ax[3]-ym in[3]));
yp[4] := ry l  + rym  - trunc(rym *(e[l]-ym in[4])/(ym ax[4]-ym in[4]));
yp[5] := ry l + rym  - trunc(rym *(jp[l]-ym in[5])/(ym ax[5]-ym in[5]));
yp[6] := ry l + rym  - tm nc(iym *(jn[l]-ym in[6])/(ym ax[6]-ym in[6]));
yp[7] := ry l  + rym  - tranc(rym *(up[l]-ym in[7])/(ym ax[7]-ym in[7]));
yp[8] := ry l  + rym  - tm nc(rym *(un[l]-ym in[8])/(ym ax[8]-ym in[8]));
yp[9] := ry l  + rym - tnm c(rym *(u[l]-ym in[9])/(ym ax[9]-ym in[9]));
rectangle ( rx l , ry l ,  rx2, ry2);
SetTextS ty le(DefaultFont,HorizDir, 1 );
for i:= 1 to 4 do
begin
line(rx 1-5 ay  1+trunc(i*rym/5) a*  1+5 ay  1+trunc(i*ry m/5)) ; 
line(rxl+trunc(i*rxm /5),ry2-5 jx l+trunc(i*rxm /5) ay 2+5); 
end;
labels(ym ax[ 1] $ ,0ay 1); 
outtex txy(0 ,120,’p'); 
labels(ym ax[2] ,2,0ay 1+20); 
outtex txy(0 ,140,'n'); 
labels(ym ax[3], 14,0ay 1+40); 
outtex txy(0 ,160, V ); 
labels(ym ax[4] ,4,0ay 1+60); 
outtextxy(30,120/e*); 
labels(ym ax [5] ,6,0ay 1 +80) ; 
outtextxy(30,140,'jp*);
















labels(xm ax ,15 ,rx2-90,ry2+5);
labels(ym in[l],9,0,ry2-6);
labels(ym in[2],2,0,ry2-26);
labels(y min [3], 14,0,ry2-46);
labels(ym in[4],4,0,ry2-66);
labels(ym in[5],6,0,ry2-86);
labels(y min [6] ,7,0,ry2-106);










for i := 1 to ns+nm do 
begin
draw graph(ym ax[l],ym in[l],y [U ],9 ,yp[l]); 
drawgraph(ymax [2] ,ym in [2] ,y [2 4] ,2,yp [2]); 
drawgraph(ymax[3] ,ymin [3],y [3,i], 14,yp[3]); 
drawgraph(ymax[4],ym in[4],e[i],4,yp[4]); 
draw graph(ym ax[5],ym in[5]jp[i],6,yp[5]); 
drawgraph(ymax [6] ,ym in [6] j n  [i] ,7 ,yp [6]); 
drawgraph(ymax[7] ,ymin [7] ,up[i] ,5 ,yp[7]); 
drawgraph(ymax[8] ,ymin [8] ,un[i] ,3 ,yp[8]); 
drawgraph(ymax[9] ,ymin [9] ,u[i], 13,yp[9]); 
x l  := x2; 
end; 
end;
procedure m ultiplynl(a: ann; b: a n l; 141: integer; var c: an l); 
begin
for j  := 1 to n do 
begin
c[j,l] := 0;
for k := 1 to n do
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beta  := th * (y[3,i] - y [34+ l]); 
e[i] := (y[34]-y[3,i+ l])/h[i]; 
if  abs(beta) > 1400 then halt;
{If necessary add carrier-carrier scattering limited velocity} 
i f  sqrtCy [ 14] ̂ y [2.i]) < 1 then 
begin 





fp := exp(ap0*ln(sqrt(y[l,i]*y[2,i])/(2.04*npref))); 
fh := exp(an0*ln(sqrt(y[l,i]*y[24])/(2.04*nnref))); 
end;
{Calculate mobilities}
up[i] := (upmin+(upm ax-upm in)/(l+exp(apO*ln(abs(dop[i})/npref))+fp))/(l+abs(e[i])/ecp); 
un[i] := (unmin+(unm ax-unm in)/( 1 +exp(an0*ln(abs(dop[i})/nnreO)+fn))/sqrt( 1+sqr(e[i]/ecn));
lp l  := up[i}*(y[3,i]*y[3,i+ 1})/( 1 -exp(-beta)); 
lp2 := up[i] *(y[3 ,i] -y [3,i+ 1 ])/( 1 -exp(beta)); 
ln l  := un[i]*(y[3,i}-y[3,i+l})/(l-cxp(beta)); 




d lp lm dvn  := (l-(beta*exp(-beta))/(l-exp(-beta)))*up[i]/(l-exp(-beta)); 
dlp2m dvn := (l+(beta*exp(beta))/(l-exp(beta)))*up[i]/(l-exp(beta)); 
djpm dpn := (q /h[i])* lpl; 
d jpm dpnl := (q/h[i])*lp2;
djpmdvn := (q/h[i])*(y[14}*dlplm dvn+y[l,i+ l]*dlp2mdvn);
djpm dvnl := -djpmdvn;
djnm dnn := (q/h[i])* lnl;
d jnm dnnl := (q/h[i})*ln2;
d ln lm dvn  := (un[i}/up[i])*dlp2mdvn;
dln2m dvn := (un[i]/up[i])*dlplm dvn;
djnmdvn := (q /h [i])* ^ [2 ti]*dlnlm dvn+y[2,i+l]*dln2m dvn); 




for i := 2 to ns+nm-1 do 
begin
lp lp  := lp l;  
lp2p := lp2; 
ln lp  := ln l;  
ln2p := ln2;
d jp m ld p n l := djpmdpn; 
d jp m ld v n l := djpmdvn; 
d jn m ld n n l := djnmdnn; 
d jn m ld v n l := djnmdvn; 
d jpm ldpn := djpm dpnl;
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djnm ldnn  := d jnm dnnl;
d jpm ldvn  := d jpm dvnl;
d jnm ldvn  := d jnm dvnl;
gam l := l/(h [i-l]*hd[i]);
gam 2 := -(l/h d [i])* (l/h [ i- l]+ l/h [ i]) ;
gam3 := l/(h[i]*hd[i]);
(Calculate recom bination rate using Shockley-Read-Hall recombination] 
u[i] := (y[14]*y[24]-ni*ni)/((y[2,i]+ni+y[l,i]+ni)*tp[i]);
(A dd A uger recom bination]
u[i] := u[i] + r*y[l,i]*y[24]*(y[14]+y[2,i]);
coefficients;
(Calculate hole and electron currents]
jp[i] := (q/h[i])*(ipi*y[i.i]+ip2*y[i,i+i]);
jn[i] := (q/h[i])*(ln 1 *y[2,i]+ln2*y[2,i+1 ]); 
jpjnderivatives;
dundpn := (y[2,i]-tp[i]*u[i])/(tp[i]*(y[14]+y[24]+2*ni)); 
dundpn := dundpn + r*y[24]*(2*y[14]+y[24]);
dundnn := (y[14]-tp[i]*u[i])/(tp[i]1*,(y[14]+y[24]+2*ni)); 
dundnn := dundnn + r*y [14]*(2*y[2 ,i]+y[l,i]);
(Calculate m atrix coefficients]
a c [ l ,14] := (-djpm 1 dpnl/(q*hd[i]))*kd/2; 
ac [l,24 ] := 0;
ac [l,34 ] := (-djpm ldvnl/(q*hd[i]))*kd/2; 
ac[2,14] •= 0;
ac[2,24] := (-djnm ldnnl/(q*hd[i]))*kd/2;
ac[2,34] := (-djnm ldvnl/(q*hd[i]))*kd/2;
a c [3 ,U ] := 0 ;
ac[3,24] := 0;
ac[3,34] := gam l*kd/2;
bc[l,14 ] •= ((djpm dpn-djpm ldpn)/(q*hd[i])+dundpn)*kd/2+(2-kd)/kl; 
b e [1,24] •= dundnn*kd/2;
bc[l,3 ,i] := ((djpm dvn-djpm ldvn)/(q*hd[i]))*kd/2; 
bc[2 ,l,i] := (-dundpn)*kd/2;
bc[2,24] := ((djnm dnn-djnm ldnn)/(q*hd[i])-dundnn)*kd/2-(2-kd)/kl;
bc[2,3,i] := ((djnm dvn-djnm ldvn)/(q*hd[i]))*kd/2;
b c[3 ,l,i] := (q/eps)*kd/2;
b e [3,2,i] := (-q/eps)*kd/2;
bc[3,3,i] := gam2*kd/2;
c c [ l , l , i ]  := (djpm dpnl/(q*hd[i]))*kd/2; 
cc [l,2 4 ] := 0;
cc[l,3 ,i] := (djpm dvnl/(q*hd[i]))*kd/2; 
cc[2,14] := 0;
cc[2,2,i] := (djnm dnnl/(q*hd[i]))*kd/2; 
cc[2,3,i] := (djnm dvnl/(q*hd[i]))*kd/2; 
cc[3,14] := 0; 
cc[3,24] := 0; 
cc[3,3,i] := gam 3*kd/2;
fc[l,i] := -(jp[i]-jp[i-l])/(q*hd[i])-u[i]; 
fc[2,i] := -On[i]-jn[i-l])/(q*hd[i])+u[i];
fc[34] := (kd/2)*(-(dop[i]+y[14]-y[24])*q/eps-gam l*y[34-l]-gam 2*y[34]-gam 3*y[34+l]);
if kd = 1 then {time dependent equations} 
begin
fc[14] := fc[14]/2 - (y [ 14]-po[i])/k 1 -(jpo[i]-jpo[i-1 ])/(2*q*hd[i])-uo[i]/2; 
fc[24] := fc[2,i]/2 + (y[24]-no[i])/kl-(jno[i]-jno[i-l])/(2*q*hd[i])+uo[i]/2; 
end;
















addn 1 (fc /c  ,2,0 /d);
{Tridiagonal matrix solution} 










for i := 1 to n do 
dy[i,ns+nm] := 0; 
err min := 0;




multiplyn 1 (bc,dy 44+1 ,al); 
multiplyn 1 (ac,fd44,fc); 
addn 1 (fc,al 4»-1 *dy);
for j := 1 to n do 
begin
if abs(y[j4]) > lell  then 
begin
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i f  abs(dy[j,i]/y[j,i]) > abs(errm in) then 
begin
errm in := dy[j,i]/y[j,i]; 
i l  := i; 
j l  - j ;
end;
end;
ad d n l(y ,d y 4 ,l,y );
i f  y[U] < le -2 0  then y [l,i]  := le-20; 












s := 0; 
it := 0;
w hile s < 1 do {repeat until valid solution found for given voltages} 
begin
it2  := it2 + 1; 
i t l  := i t l  + 1; 




jp [ l]  := (q /h [l])* (lp l* y [l» l]+ lp2*y[l,2]); 
jn [ l]  := (q /h [l])*0n l*y[2 ,l]+ ln2*y[2 ,2 ]); 
solution;
jp[ns+nm ] := jp[ns+nm -l]; 
jn[ns+nm ] := jn[ns+nm -l];
i f  abs(errm in) < ere then s := s + 1; 
i f  abs(errm in) > ere then s := 0; 









for i := 1 to ns + nm  do 
begin


































for i := 1 to ns + nm do 
begin































{sets up variable step size through the transistor} 
begin
for j  := 1 to 8 do
h[j] := 0.5e-6;
h[9] := 0.3e-6;
h [1 0 ] := 0.2e-6;
for j  := 11 to 13 do
m := 0.1e-6;
for j := 14 to 21 do
h |j] := 0.05e-6;
fo r j  := 22 to 24 do
h[j] := 0.1e-6;
h[25] := 0.2e-6;
h [2 6 ] := 0.3e-6;






h [4 7 ] := 0.1 e-6;
fo r j  := 48 to 55 do
h[j] := 0.05e-6;
h [5 6 ] := 0.1 e-6;
h[57] = 0.1 e-6;




h[64] = le-6 ;
h[65] = 1.6e-6;
for j:= 66 to 76 do
hU] := 2e-6;
h[77] := le-6 ;
h [7 8 ] := le-6 ;
fo r j  := 79 to 90 do
h[j] := 0.5e-6;
h d [l]  := h [l]/2 ; 
for j  := 2 to ns+nm do 
hd[j] := (h[j-l]+h[j])/2 ;
end;
procedure doping;
{doping is c a lc u la te d  as a function of position} 
begin
x [ l]  := 0; 
d o p [l] := cne;
aa2 := ln(cpb/cnb)/sqr(w l+w 2); 
a a l := aa2 + ln(cne/cpb)/(w l*w l); 
aa3 := In(cne/cnb)/(w4*w4); 
w := w l + w2 + w3 + w4; 
for j := 2 to ns+nm do 
begin
x[j] := x[j-l] + h [j-l];
dop[j] := cne*exp(-aal*x(j]*x[j])-cpb*exp(-aa2*x[j]*x[j])+cnb+cnc*exp(-aa3*sqr(w-x[j])); 





for i := 1 to ns + nm do 
begin
if  abs(dop[i]) < cnb then tp[i] := tO; 
if  dop[i] > 0 then {n-region} 
begin
if dop[i] < ni then dop[i] := ni; 
y [l,i] := ni*ni/dop[i]; 
y [2,i] := dop[i]; 




if dop[i] > -ni then dop[i] := -ni; 
y [l,i] := -dop[i]; 
y[2,i] := -ni*ni/dop[i]; 
y[3,i] := ( l/th)*ln(-ni/dop[i]); 
end;
tp[i] := tO*sqrt(cnb/abs(dop[i])); 
end;
for i := 1 to ns + nm - 1 do 
begin
e[i] := (y[3,i]-y[3,i+l])/h[i]; 
jp[i] := 0; 
jn[i] := 0; 
up[i] := 0; 
un[i] := 0; 
u[i] := 0; 
end;
e[ns+nm] := 0; 
jp[ns+nm] := 0; 
jn[ns+nm] := 0; 
up[ns+nm] := 0; 
un[ns+nm] := 0; 




rx l := 85; 
rx2 := 639; 
ry l  := 0; 
ry2 := 449;
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rxm := rx2 + 1 - rx l;  
rym := ry2 + 1 - ry l;
xm ax := w; 
xm in := 0;
ym ax[l] := 1.2e26; 
ymax[2] := 1.2e26; 
ym ax[3] := 1.2e2; 
ymax[4] := 4e6; 
ymax[5] := 2.2e7; 
ymax[6] := 2.2e7; 
ymax[7] := 1; 
ym ax[8] := 1; 
ym ax[9] := le30;
ym in[l] := le l7 ;  
ym in[2] := le l7 ;  
ym in[3] := -10; 
ym in[4] := -4e7; 
ymin[5] := -2.2e7; 
ym in[6] := -2.2e7; 
ym in[7] := 0; 
ymin[8] := 0; 




for i := 1 to ns + nm -1  do 
begin
po[i] := y [l,i]; 
no[i] := y[2,i]; 
vo[i] := y[3,i]; 
uo[i] := u[i]; 
jpo[i] := jp[i]; 
jno[i] := jn[i]; 
end;
vbep := vbe; 
vbcp := vbc; 
ibp := ib l;  
icp := ic l;  
end;
procedure restoreparam eters; 
begin
for i := 1 to ns + nm - 1 do 
begin
y [l,i]  := po[i]; 
y[2,i] := no[i]; 
y[3,i] := vo[i]; 
u[i] := uo[i]; 
jp[i] := jpo[i]; 
jn[i] := jno[i]; 
end;
vbe := vbep; 
vbc := vbep;
ib l := ibp; 




k l  := le-10; 
t := 0;
vbeincp := 0.01; 
vbcincp := 0.1; 
it3 := 0; 
ss := 0;
k lm ax  := le-7; 
vbb := vb2; 
ilrm  := 5.0; 
q q l := 2.4e-6; 




icO := ic l;
ic l  := -(jp[ns+nm -l]+ jn[ns+nm -l]) * ae; 
ibO := ib l;
ib l := (jp[nb]-f-jn[nb]-jp[nb-1 ]-jn[nb-1 ]) *ae ; 
vbeO := vb e l; 
vbe l := vbe; 
vbcO := v b e l; 





























vcr := 0.0; 
ilr := 0.0;
readfile;
{file in w hich circuit variables as a function o f time are stored} 




vbe := v b e l;  
vbc := v b c l;
{M A I N  L O O P }
w hile ss < 1 do {repeat until system has reached steady state} 
begin 
z l  := 0; 
it2 := 0; 
saveparam eters; 
grapdraw ;
vbep := v b e l; 
vbcp := v b c l; 
icpt :=  ic l ;
vbeinc := vbeincp; 
vbcinc := vbcincp; 
newvi;
{repeat until both base and collector circuit equations are solved simultaneously twice in a row.}
w hile z l  < 2 do 
begin 
i t l  := 0; 
z := 0;
v b ep l := v b e l; 
v b cp l := vb c l;
w hile z < 0.5 do {repeat until base equations are solved} 
begin
vbe := vbe + vbeinc; 
vl := y[3,nb]; 
v f  := y[3 ,l]-v l; 
fo r i := 1 to nb do
y[3,i] := (l-(vbe-vbel)/vf)*y[34]+(vbe-vbel)*vl/vf; 
iterate; 
newvi;
vbeinc := -(rb*ib 1+vbel -vbb)*(vbe 1 - vbe0)/(rb*(ib 1 -ib0)+vbe 1 -vbeO);
i f  abs(vbeinc/vbe) < ere then z ;= z+1;
i f  abs(vbeinc) > 0.1 then vbeinc := 0.1 *(vbeinc/abs(vbeinc));
i f  s = 10000 then 
begin
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writelnCDid not converge after 25 iterations'); 
restoreparam eters; 
vbeincp := vbeincp/2; 
vbeinc := vbeincp; 
z := 0; 
end;
if  i t l  > 120 then z := 10000; 
end;
if  z o  10000 then {if num ber of iterations is not excessive} 
begin 
z := 0; 
i t l  := 0;
while z < 0.5 do {repeat until collector circuit eqns are solved} 
begin
vbc := vbc + vbcinc; 
vl := y[3 ,nb+ l]; 
v f := y[3,ns+nm ]-vl; 
for i := nb to ns+nm do
y[3,i] ;= (l-(vbc-vbcl)/vf)*y[3,i]+(vbc-vbcl)*vl/vf; 
iterate; 
newvi;
q l  := (v b c l-v b e l)* (l/lr+ l/ls );
q2 := (q l +vcc/lr+vcr/ls)*k 1;
q3 := (ic l-ic0 )-k l* (l/fr+ l/ls)* (vbcl-vbc0);
icinc := ic l - icO;
vbcinc := -(icl-(icpt+q2))*(vbcl-vbc0)/q3;
if  abs(vbcinc/vbc) < ere then z := z+1; 
if  (abs(icinc/icl) > 0.1) and (abs(icl)>0.001) then z := 0; 
if  abs(vbcinc) > 1 then vbcinc := l*vbcinc/(abs(vbcinc)); 
if  s = 10000 then 
begin
w riteln(’D id not converge after 25 iterations'); 
restoreparam eters; 
vbeincp := vbcincp/5; 
vbcinc := vbeincp; 
z := 0; 
end;
if  i t l  > 120 then z := 10000; 
end; 
end;
if  (z = 10000) or (it2 > 400) then 
begin
w riteln('T im estep too large'); 
restoreparam eters; 
k l  := k l/5 ; 
z l  := 0; 




if  (vbe = 0) or (vbc = 0) then 
begin




if  (abs((vbe-vbepl)/vbe)<ere) and (abs((vbc-vbcpl)/vbc)<ere) then 
begin









{succesful solution at this time instant - update circuit values} 
ilr := ilr + (vcc+vbc-vbe)*kl/lr; 
vcr := vcr + k l  *(k 1 *(vcc+vbc-vbe)/lr-ic l+ilr)/cr; 
t := t + k l ;  
inc(it3);





q q l := q q l + 0.25e-6; 




if  (ilr > ilrm) and (vbb > 4) then 
begin
vbb := v b l; 
k lm a x  ;= 5e-9; 
k l  := le-10; 
end;
if  (vbe<0.70) and (vbe>-4.8) and (vbb<-4) then 
begin
k lm ax  := 5e-10; 
end;
if  (t > 1.08e-5) and (klm ax > 4e-9) and (t<1.5e-5) then k lm ax  := 5e-10;
if  vbe < -4.9 then
begin
k lm a x  := le-7; 
end;
vbcincp := vbc-vbcp; 
vbeincp := vbe-vbep; 
i f  k l  > k lm ax  then k l  := k lm ax; 
i f  it2 < 70 then k l  : = k l  * 1.2; 









Figure C.l Base drive for experimental power BJT switching tests
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Appendix D





































read and scale clamp voltage, vccfb;
calculate voltage dependent storage time compensation factor for S^, g2; 
calculate clamp voltage error, vccerr = vcclow - vccfb, where vcclow is the 
lower limit of the deadband around the clamp reference; 
calculate vccfb2; 
calculate vccerr2; 
if vccerr < 0 then
{ ilrmodel = 0 }
else
{ calculate x = k l * vccerr2; 
if x > poslimit then x= poslimit; 
calculate ilrmodel = sqrt(x) using look up table } 
ilrmodel ref = iinv + g l * ilrmodel; 
scale ilrmodel ref; 
repeat until vcr = 0 
{ read vcr } 
close Sj;
repeat until ilr > ilrmodel ref 
{ read ilr } 
open Sj;
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calculate vccref = k * vsfb; 
calculate vccref2;
calculate deadband upper limit on vccref, vccupp; 
calculate deadband lower limit on vccref, vclow; 
calculate x = k3 * (vsfb2 - vccerr2) - k2 * ilrm odel2; 
if vccfb > vccup then x = x - k4 * vccerr2; 
if x < neglimit then x = neglimit; 
if x > 0 then x = 0; 
ilrmode3 = - sqrt (-x); 
ilrmode3ref = iinv + g2 * ilrmode3; 
repeat until v$£ = 0 
{ read vsc  )
calculate Sj storage time gain, gl; 






calculate iaref, ibref; 
read iafb, ibfb; 
calculate iaerr = iaref - iafb; 
calculate iberr = ibref - ibfb;
if iaerr > - iberr
{ if iberr > h
{ if iaerr > h
{ sw = 110; 
iinv = iafb + ibfb}
else




{ if iaerr > h
{ sw = 100; 
iinv = iafb}
else





{ if iberr < -h
{ if iaerr < -h
{ sw = 001; 
iinv = -iafb - ibfb}
else




{ if iaerr < -h
{ sw = Oil; 
iinv = -iafb}
else































































































DSP CONTROL SYSTEM PROGRAM
I FILE: ACRLI.c I
I TY PE: DSP32C C Program  I
I AUTHOR: David Irvine I
I D A TE CREATED: 19/11/92 I







float ilref,iinvprev,vccgain,m ,islm ax,vsfb,k2; 
float i2ref,dellim ,vccoff,b,vccerr2,vccref,k3; 
float zvlim , vccfb,g2,is 1 sc,vsfb2,emf ,imag; 
float ifboff,vccref2,is2sc,spdoff,spderr,vsoff;




float ilfb ,i2 fb ,e l,e2 ;
float k4,10,c0,c 1 ,zO,z 1 J^ p d o ff  1;
int i,s;
m blink_piopO { 
r22 = 0x41 /* Set wait states on read */
pew  = r22 /* Set PIOPO-3 to write */
/* Set PIOP4-7 to read */
dauc = 0x10 /* DAUC4 set to trunc on int conv. */
r2 = 0x1000 /* External memory A read address */
r l7  = OxOa
piop = r 171 /* M UX address 2 - set to read vsfb */
t20 = 0x00
*r3 = r201 /* Turn all transistors o ff */
r221 = *r2 /* Reset A/D */
r4e  = zero 
r6e =  iinv
r3e = 0x600003 /* External memory B write address */
stop:
r221 = piop /*  Read PIOP */
r7e = vsfb
r l7  = 0x02 /* Set MUX for address 2 - vsfb */
r22 = r22 & 0x20 /* Test piop bit 5 */




r l7  = 0x00 /* DSP healthy signal - PIOP3 = 0 V
r22 = r22 & 0x10 /* Check RESTART bit */
if  (eq) goto start /* If not set repeat */
r221 = piop /* Read PIOP 4-7 */
artup: 
r221 = *r2 /* Read raw vsfb */
piop = rl71 /* set MUX to address 0 - i lfb */
r21 = 0x2a /* switch = 0101010 */
*r7 = r22 /* Put raw vsfb in memory */
r20 = 0x3f /* All switches to be closed V
aO = float(*r7) /* aO is float value o f vsfb V
r l4 e  = vsgain 
r l3 e  = vsoff 
r l  = OxcOO
*r7 = aO = * rl3  + aO * * rl4  /* scale vsfb V
r l5  = 0x0 
r7e  = vccref 
r9e = vsfb2 
*r9 = a l  = aO * aO /* vsfb2 = vsfb * vsfb */
r9e = vccrat 
*r7 = a l  = aO * *r9 /* vccref = vsfb * vccrat V
r l2 e  = vcclow 
* r l2  = a2 = aO * *r9 /* vcclow = vccref */
r9e = vccref2 
r8 e =  i l  ref 
*r9 = a l  = a l  * a l /* vccref2 = vccref * vccref *1
r9e  = i2ref 
r l  l e  = imag 
* rl 1 = aO = *r8 /* imag -  0.0 V
*r8 = aO = aO /* i l r e f  = 0.0
*1
<3hSh* /*  i2ref = 0.0 V
r i l e  = cum err 
* r l 1 = aO = aO /* cum err = 0.0 */
*r6 = aO = aO /* iinv = 0.0 */
192
r5e =  X 
r l7  = 0x1
loop:
r l2 e  = ifbgain 
r i l e  = ifboff
r221 ss *r2 /*  read raw ilfb */
p iop = rl71 /* set mux to address 1 - i2fb V
* rl+ +  = 1-221 /* store raw ilfb V
*r5 = r22 
r l4 e  =  i l fb
/*  store raw i lfb V
aO =  float(*r5) /*  convert i lfb  to float V
r2 2 1 = * r2 /*  read raw  i2fb */
r l7  = 0x03 /*  Set M UX address 3 - vccfb *1
*^14 = a0 = * ^ l l + a 0 , 
nop
" * r l2  /* scale i lfb *1
*r5 = r22 /* store raw i2fb . V
* rl+ +  = r221 /* store raw i2fb V
a l  = float(*r5) /* convert i2fb to float */
r l3 e  = i2fb
aO = *r8++ - aO /* i le r r  = i l r e f  - i lfb V
* rl3  = a l  = * r l 1++ + a l  * * rl2+ +  /* scale i2fb */
a l  = -a l  + *r9++ /* i2err = i2ref - i2fb V
a3 = a l  + aO 
nop
piop = rl71
/* a3 = i2err + i le r r */
*r8 = a2 = *r6 - *i9++ /* iinvprev = iinv - dellim V
if  (agt) goto posvector 
rlO e = zvlim
/* Test i2err + i le r r  > 0 V
a3 = a l  + *rlO /* a2 = i2err + zvlim */
r221 = *r2 /*  Read raw vccfb V
a3 = aO + *rlO++ /* a l  = i le r r  + zvlim */
*r5 = r22 /* store vccfb in x */
i f  (alt) goto ph2negvec 
nop
/* test i2err + zvlim < 0 V
if  (alt) goto vector3 
nop
/* test i le r r  + zvlim  < 0 */
vectorO:
*r6 = aO = *r4 
goto readvcc
/* iinv = zero V
r21 = 0x2a /*  switch = 0101010 V
vector3:
*r6 = aO = -* rl4  
goto readvcc
/* iinv = -ilfb */
r 2 1 = 0x25 /*  switch = 0100101 *1
ph2negvec:
if  (alt) goto v ec to rl 
nop
/* test i le r r  + zvlim < 0
vector5:
*r6 = aO = -* rl3 /* iinv = -i2fb V
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goto readvcc
r21 = 0x19 /* switch = 0011001 • /
v ec to rl:
*r6 = aO = -* rl3  - * r l4  /* iinv = - ilfb  - i2fb *1
goto  readvcc 
r21 = 0x29 /* switch = 0101001 V
posvector: 
a3 = a l  - *rlO /* a3 = i2err - zvlim */
r2 2 1 = * r2 /* R ead raw vccfb V
a3 = aO - *rlO++ 1* a3 = i l  err - zvlim V
*r5 = r22 /* store vccfb in x V
i f  (agt) goto  ph2posvec /*  test i2err - zvlim > 0 V
nop
i f  (agt) goto vector4 /* test i le r r  - zvlim > 0 V
nop
vector7:
*i6 = aO = *r4 /* iinv = 0 V
goto readvcc 
r 2 1 = 0x2a /* switch = 0101010 */
vector4:
*r6 = aO = * r l4 /* iinv = i lfb V
goto readvcc 
r 2 1 = O xla /* switch = 0011010 *1
ph2posvec:
if  (agt) goto vector6 /* test i le r r  - zvlim > 0 V
nop
vector2:
*r6 = aO = * rl3 /* iinv = i2fb *!
goto readvcc 
r 2 1 = 0x26 /* switch = 0x0100110 V
vectoró:
*r6 = aO = * rl3  + * r l4 /* iinv = i lfb  + i2fb *1
goto readvcc 
r21 = 0x16 /* switch = 0x0010110 *1
readvcc:
aO = -aO + *r8++ /* aO = iinvprev - dellim - iinv */
a l  = float(*r5) /* Convert vccfb to float */
r7e = vccfb2 
r l9  = OxffO 
i f  (alt) goto scalevcc 
r l5 e  = 0xfff810 /* r l5  = base addres for sqrt table */
*r6 = aO = *r4 /* if  change in iinv is too -ve, use V
r 2 1 = 0x2a /* zero vector. */
scalevcc:
* r!0+ +  = aO = *r9++ + a l  * *r8++ /* Scale vccfb *1
r l 6  = r l  - OxffO /* test to see if  memory is full */
i f  (pi) r l  = r l9
* rl0 + +  = a l  -• *r9++ + aO * *r8++ /* g2 = b + m * vccfb */
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calcerr.
a l  = -aO + * rl2 + +  /* vccerr = vcclow - vccfb */
a l  = *r8++ /* a l  = islm ax  */
a2 = aO * aO /* vccfb2 = vccfb * vccfb */
*r9++ = a3 = -a2 + * rl 1 /* vccerr2 = vccref2 - vccfb2 */
if  (agt) goto calcerr2 /* if  vccerr > 0.0 then branch */
r l 6  = 0x0
r221 = piop 
rlO e = vsfb2 
r l2 e  = vccrat
r22  = r22 &  0x20 /*  check stop bit */
i f  (eq) goto crash
r l7  = 0x04 /* Set M UX address 4 - ilfb */
piop = rl71
a 0 =  *r4 /* aO = 0.0 */
goto icalc 
r7e  = zero
calcerr2:
aO = a3 * * rl2 + +  /* x = k l  * vccerr2 */
a3 = -aO + a l  /* if  ref > max then ref = max */
aO = ifa lt(a l)
*r5 = a l  = int(aO) /*  Calculate index */
a3 = * rl0+ +  * * rl2+ +  /* a 3  = - 5 .0 * g l  */
r l7  = 0x04 /*  Set M UX add 4 - ilfb */
piop = rl71
r7 = *r5 /* rl = index */
nop
r7 = r7 * 2
r7 = r7 * 2 /* M ultiply index by 4 to get word addr */
r7e = r7 + r l5  /* Add to base address (rl5 ) */
icalc:
a l  = -*r6 + a3 * *r7 /* x = 5 * iinv > 5 * g l  * sqrt(...) */
*r5 = a l  = in t(a l)  I* is l re f  = int(x) */
*r3 = r201 /*  if 1st cycle turn on all transistors */
r20 = 0x3f /* N ext Q  values */
* rl+ +  = r211 /* Store switch value */
r l7  = *r5 
r221 = piop
r7 = r l7  + 0x86 /* Add zero offset to is lre f  */
mode4:
r l6  = r l6  + 1  /* Increm ent C ountl */
r l7  = r l6  - 0x60
if  (pi) goto crash /* I f  C ountl is large then crash system */
r22 = r22 & 0x40
if  (eq) goto m ode4 /*  I f  VSW 1LOW  is high goto next mode */
r221 = piop /*  R ead PIOP4-7 */
r l6  = 0x00 /*  C ount = 0 */
*r3 = r201 /* Turn main transistors on V
* rl+ +  = r71
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m o d el:
r l7  = r l6  - 0xc8
if  (pl) goto crash /* If  Count is large then crash system */
r221 = *r2 /* Read A/D */
r20 = r21
r22 = r22 - r7 /* Compare ilfb with is lre f  */
if  (pi) goto m o d el /* If (-ILFB) m ore -ve than trip level */
r l 6  = r l 6  + 1  /* increment count */
*r3 = r201
*r9 = a3 = * rl2 + +  * *r8++ /* vccref = vccrat * vsfb */
r2 0  = r2 0 10x40 /* turn on clamp device */
r7e = vcclow
* r l  1++ = a l  = a3 * a3 /* vccref2 = vccref * vccref */
a3 = a3 + * r l2  * * r l2  /* vccup = vccref + vccdb */
*r7 = a l  =  *r9++ - * rl2+ +  /* vcclow = vccref - vccdb */
calcsw2:
a2  = * rl0 + +  - a2 /* a2 = vsfb2 - vccfb2 */
Tie -  vccfb
a l  = ^ 1 2 + +  /* a l  = is2max */
a2 = a2 * *r9++ l* a2 = k3 * (vsfb2 - vccfb2) V
a2 = a2 - *r8++ * aO /* a2 = a2 - k2 * isref * isref */
aO = -*r7 + a3 /* NOTE This is previous r9 */
i l l  = 0x02 /* Set MUX address 2 - vsfb */
piop = rl71 
r7e  = vccerr2
if  (agt) goto lim it /* if vccermeg = 0 goto lim it */
r l3 e  = k4
a2 = a2 - *r7 * * rl3  /* a2 = a2 - vccerr2 * k4 */
lim it:
aO = -a2 + a l  /* a l  is is2max */
a2 = ifa lt(a l)  /* a2 is is2ref unsealed float */
r7e  = g2
aO = *r4 /* aO = zero */
a l  = -aO + a2 /* is a2 > 0.0 ? */
a2  = ifalt(aO)
*r5 = a l  = int(a2) /* x = int(is2ref) */
r l7  = 0x6 /* set mux to address 6 - speedfb */
piop = rl71
a2 = * r l l+ +  * *r7 /* a 2  = 5 * g 2  */
r l3  = *r5
r l6  = 0x00
r l3  = r l3  * 2
r l3  = r l 3 * 2
r l3 e  = r l3  + r l5 e
a l  = -*r6 + a2 * * rl3  /* a l  = 5 * iinv + 5 * g2 * sqrt(...) */
*r5 = a l  = in t(a l)  /* x = in t(a l) */
r221 = piop
mode2:
r ió  = r i ó  + 1
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r l7  = r ió  - 0x60 
if  (pl) goto crash 
r22 = r22 & 0x80 
if  (eq) goto m ode2 
r221 = piop
*r3 = r201 
r9e = i2ref 
r8e = i l r e f
r l5  = *r5 
nop
r l5  = r l5  + 0x7b 
r l3  = r l5  - OxdO 
if  (pl) r l5  = r l5  - r l3
/* r l5  contains value for switching V
r2e = 0x600001 /* Location for position read V
r2 2 1 = * r2  
r2e = OxfffcOO
/* Read position V
r22 = r22 + 0x28
t22 = t22& 0 x7 f  
zzz:
* rl+ +  = r221 
r20 = r21 
r22 = r22 * 2
/* r22 = r22 & 0111 1111 V
r22 = r22 * 2 /* change position ref. for 4 bytes */
r22 = r22 + 0x80
r22 = r22 & Oxlfc 
r5e = r22e + r2e
/* AND with limit */
a l  = *rlO++ * *r5 /* back em f e l  = em f * sin (rl) */
aO = * r lO -  * *r5 /* i lr e f  = im ag * s in (rl) */
r22 = r22 + 0x80 /* increment angle by 45 degrees */
r22 = r22 & Oxlfc 
r5e  = r22e + r2e
/* AND with limit */
a2 = *rlO++ * *r5 /* back em f e2 = em f * cos(rl) */
*r8 = aO = aO + a l /* i lr e f  = ref + back em f */
a3 = *rlO ~ * *r5 /* i2ref = im ag * cos(rl) */
r5e = X
*r9 = a l  = a3 + a2 /* i2ref = re f  + back em f */
*r5 = aO = int(*r8)
r2e = 0x1000 /* Reset read location
r221 = *r2 /* Read raw speedfb V
r l7  = 0x5 
r l8 1 = *r5
/* set mux for address 5 - speedref */
*r5 = r22 /* store raw speed fb */
* rl+ +  = rl81 
piop = rl71
/* store raw i lr e f */
*/aO = float(*r5)
*r5 = a2 = int(*r9)
/* convert speedfb to float
/* If  Count 1 is large then crash system */
/* If  VSW 2LOW  is high, goto mode 3 */
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r l7  = 0x2 /* se t mux for address 2 - vsfb */
r l4 e  = speed fb
* rl4 + +  = aO = ^ rl 1 + aO * * r l2  /* scale speed feedback */
r l8 1 = * r5
r221 = *r2 /*  read raw speed ref */
= r  181 /*  store i2ref */
*rlO++ = a2 = aO * *r 14++ /* em f = egain * speed fb */
r l 8  = Oxbfd 
r l 6  = r22 - OxaO 
if  (mi) r l  = r l8
p iop = rl71
* rl+ +  = rl51 /* store raw  speed ref */
*r5 = r22 /* store raw speed ref */
a2 = * rl4 /*  a2 = cum ulative error lim it */
a l  = float(*r5) /*  convert speedref to float */
a3 = -* rl4+ +  
r l7  = 0x04 /*  Set M UX to address 4 - ilfb */
r l3  = spdoffl
* rl4 + +  = a l  = * rl 1++ + a l  * * rl2+ +  /* scale speed ref V
* r l l  = a l  = a l  - aO /* speederr = speedref - speedfb */
aO = a l  + * r l2 /* cum tem p = speederr + cumerr V
a l  = -aO + a2 /*  a l  = cumlim - cumtemp */
aO = ifalt(a2) /*  aO = whichever is smaller V
a l  = aO - a3 /*  a l  = cumtemp - -cumlim */
* rl2 + +  = aO = ifalt(a3) /*  cum err = aO = whichever is larger V
a2 = * rl4 /*  a2 = ilim V
a3 = -* rl4+ + /* a3 = -ilim V
aO = aO * * rl2+ + /* aO = cumerr(aO) * intgain V
r221 = *r2 /* read raw vsfb V
piop = rl71 
aO = aO + * rl2+ +  * * rl 1++ /* imag = integ + propgain * speederr
a l  = -aO + a2 /*  test imag against ilim */
aO = ifalt(a2) /*  imag = whichever is smaller */
a l  = aO - a3 /*  test imag against -ilim */
*rlO  = aO = ifalt(a3) /* im ag = whichever is larger */
*r5 = r221 /*  store raw vsfb in memory V
r l6  = 0x0 
aO = float(*r5) /*  convert vsfb to float */
rlO e = g l  
r l4 e  = vsfb
* r l4  = aO = * rl 1++ + aO * ^ 1 2 + +  /* Scale vsfb *1
r l4 e  = m 
r l3 e  = b
*rlO = a l  = * rl3  + aO * * r l4  /* g l  = m * vsfb + b */
mode3:
r l7  = r l6  - OxcO
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if  (pi) goto crash /*
r221 = *r2
r l7  = 0x00 I*
r22 = r221 - r l5  
if  (mi) goto mode3 /*
r l6  = r l6  + 1
*r3 = r201 
piop = rl71
r l4 e  = vsfb2 /*
* rl4  = a2 = aO * aO /* 
goto loop
r l7  = 0x01 /*
crash:
r20 = 0x00 /*
*r3 = r201
r l7  = 0x0a /*





10 = 120e-6; 
cO = 0.165e-6; 
c l  = 7.05e-6; 
zO = 26.968; /*
z l  = 4.078; /*
k l  = 0.02938; /*
k2 = 0.0468; /*
k3 = 6.875e-4; /*
k4 = 0.030065; /*
vccrat = 0.70; /*
vccdb = 6.0; 
vccgain = 2.95; 
v c c o f f= -377.6; /*
zero = 0.0; 
vsgain = 3.5; 
v s o f f = -448.0; /*
is 1 max = 100.0; /*
is2max = 140.0; /*
is lsc  = -3.01; /*
is2sc = -islsc; 
m = -0.0008; /*
b  = 0.77; 
g l  = 0.75; 
g2 = 0.75; 
ifbgain = 0.49; 
ifboff = -62.8; /*
egain = 0.0025; /*
propgain = 0.04; /*
intgain = 1.0e-5; /*
If  Count2 is large then crash system */
Set mux for address 0 - ilfb */
If -ILFB is large, goto loop */
This line gives piop time to settle */ 
vsfb2 = vsfb * vsfb */
Set mux for address 1 - i2fb */
Turn all transistors off */
W rite DSP unhealthy PIOP3 = 1. */
and set to read vsfb */
zO = sqrt(10/c0) */
z 1 = sqrt(10/(c0+c 1)) */
0.05876; k l  = l/(z l* z l)-l/(z0 * z0 ) */
0.0234; k2 = z l* z l/(z0 * z0 -z l* z l)* /
1.375e-3; k3 = 1.0/(z0*z0) */
0.06013; k4 = 1 .0 /(z l*zl) */
vcc ratio of vsfb */
vccoff = vccgain * -128.0 */
vsoff = vsgain * -128.0 */
Lim it - m ust not be greater than 250 */
Lim it - m ust not be greater than 250 */
3.01 bits per amp */
Set up for Ts = 4/5 * le-6  Ioff */
ifboff = -128.0 * ifbgain */
should be around 0.00253; */
should be 0.04 */
should be 1.0e-5 */
/* 50 for ifbgain = 0.49ilim = 50.0; 
dellim  = 85.0; 
cum lim  = 5e5; /* should be 5e5
zvlim  = 2.0;
spdgain = 16.0; 
spdoff = -2048.0; 
spdoffl = -3072.0; 
speedref = 0.0;
for(i=0;i++<251;){




(float) x = i;
x = 2.0*3.14l596*x/128.0; 
si[i] = sin(x); 
si[128-i] = -sin(x);
}







J . S. AUCH  ISON 
BOOKßJNDER
